xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Y2
A2
VSS1
VDD1
Fig 3. Logic diagram
Q
FF 1
T
CD
Q
FF 2
T
CD
Q
FF 3
T
CD
Q
FF 4
T
CD
Q
FF 5
T
CD
Q
FF 6
T
CD
Q
FF 7
T
CD
Q
FF 8
T
CD
MR A1
Q
FF 9
T
CD
Q
FF 10
T
CD
Q
FF 11
T
CD
Q
FF 12
T
CD
Q
FF 13
T
CD
Q
FF 14
T
CD
Q
FF 15
T
CD
Q
FF 16
T
CD
Q
FF 17
T
CD
Q
FF 18
T
CD
Q
FF 19
T
CD
Q
FF 20
T
CD
Q
FF 21
T
CD
Q
FF 22
T
CD
Q
FF 23
T
CD
Q
FF 24
T
CD
Q24
Q18
Q19
Q20
Q21
Q22
Q23
Y1
001aae710