datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ML6401 View Datasheet(PDF) - Fairchild Semiconductor

Part Name
Description
MFG CO.
ML6401
Fairchild
Fairchild Semiconductor 
ML6401 Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
January 1998
ML6401
8-Bit 20MSa/s A/D Converter
GENERAL DESCRIPTION
The ML6401 is a single-chip 8-bit 20 MSa/s BiCMOS
Video A/D Converter IC, incorporating a differential input
track and hold, clock generation circuitry, and reference
voltage.
The input track and hold consists of a low (4pF)
capacitance input and a fast settling operational amplifier.
The A/D conversion is accomplished through a pipeline
approach, reducing the number of required comparators
and latches. The non-over-lapping clocks required for this
architecture are all internally generated. Clock generation
circuitry requires only one 50% duty cycle clock input.
The use of error correction throughout the A/D converter
improves DNL. All bias voltages and currents required by
the A/D converter are internally generated. The digital
outputs are three-stateable.
FEATURES
s 5.0V ±10% single supply operation
s Internal reference voltage
s Power dissipation less than 200mW typical
s Replaces TMC1175MC20 and AD775JR
s Functionally compatible to Sony CXD1175AM/AP
s Low input capacitance track and hold: 4pF
s Onboard non-overlapping clock generation to
minimize external components
s 3-state outputs and no missing codes
s 150MHz input track and hold
BLOCK DIAGRAM (Pin Configuration Shown is for S24 Version)
VIN+
19
150MHz
VIN– T & H
23
18
VDDA
A/D 1
SUB
DAC
AMP
VIN–BIAS
22
VREFOUT
16
VREFIN
17
1.5V
1.0V
INTERNAL
REFERENCES
GNDA
21
GNDA
20
15
VDDA
14
VDDA
13
11
VDDD VDDO
A/D 2
SUB
DAC
AMP
A/D 3
DIGITAL
ERROR
CORRECTION
CLOCK GENERATOR
OE
1
D7
10
D6
9
D5
8
D4
7
D3
6
D2
5
D1
4
D0
3
CLK
12
GNDD
24
GNDO
2
REV. 1.0 10/12/2000

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]