GS74108TP-8I View Datasheet(PDF) - Unspecified

Part Name

Description

MFG CO.

GS74108TP-8I

512K x 8 4Mb Asynchronous SRAM

Unspecified 

TSOP-II 512K x 8 Pin Configuration

NC

1

44

NC

NC

2

43

NC

A4

3

42

NC

A3

4

41

A5

A2

5

40

A6

A1

6

39

A7

A0

7

38

A8

CE

8

37

OE

DQ1

9

36

DQ8

DQ2

10

35

DQ7

VDD

11

44 pin

34

VSS

VSS

12

400mil TSOP II

33

VDD

DQ3

13

32

DQ6

DQ4

14

31

DQ5

WE

15

30

A9

A17

16

29

A10

A16

17

28

A11

A15

18

A14

19

A13

20

27

A12

26

A18

25

NC

NC

21

24

NC

NC

22

23

NC

Block Diagram

A0

Row

Address Decoder

Input

Buffer

A18

CE

WE

OE

Control

Memory Array

Column

Decoder

I/O Buffer

DQ1

DQ8

GS74108TP/J

Rev: 1.06 7/2000

2/12

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

© 1999, Giga Semiconductor, Inc.

Share Link: