datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADUM6400ARWZ(Rev0) View Datasheet(PDF) - Analog Devices

Part Name
Description
MFG CO.
ADUM6400ARWZ
(Rev.:Rev0)
ADI
Analog Devices 
ADUM6400ARWZ Datasheet PDF : 24 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ADuM6400/ADuM6401/ADuM6402/ADuM6403/ADuM6404
Table 9. Input and Output Characteristics
Parameter
Symbol Min
DC SPECIFICATIONS
Logic High Input Threshold VIH
0.7 VISO or 0.7 VDD1
Logic Low Input Threshold VIL
Logic High Output Voltages VOH
VDD1 − 0.2 or VISO − 0.2
VDD1 − 0.5 or VISO − 0.5
Logic Low Output Voltages VOL
Undervoltage Lockout
Positive Going Threshold
VUV+
Negative Going Threshold VUV−
Hysterisis
VUVH
Input Currents per Channel II
−10
AC SPECIFICATIONS
Output Rise/Fall Time
tR/tF
Common-Mode Transient |CM|
25
Immunity1
Refresh Rate
fr
Typ Max
0.3 VISO or 0.3 VDD1
3.3
3.1
0.0 0.1
0.0 0.4
2.7
2.4
0.3
+0.01 +10
2.5
35
1.0
Unit Test Conditions
V
V
V
IOx = −20 μA, VIx = VIxH
V
IOx = −4 mA, VIx = VIxH
V
IOx = 20 μA, VIx = VIxL
V
IOx = 4 mA, VIx = VIxL
VDD1, VDDL, VISO supply
V
V
V
μA
0 V ≤ VIx ≤ VDDX
ns
kV/μs
Mbps
10% to 90%
VIx = VDD1 or VISO, VCM = 1000 V,
transient magnitude = 800 V
1 |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining VO > 0.8 × VDD1 or 0.8 × VISO for a high input or VO < 0.8 × VDD1 or 0.8 × VISO for
a low input. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.
ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY
All typical specifications are at TA = 25°C, VDD1 = 5.0 V, VISO = 3.3 V, VSEL = GNDISO. Minimum/maximum specifications apply over the
entire recommended operation range which is 4.5 V ≤ VDD1 ≤ 5.5 V, 3.0 V ≤ VISO ≤ 3.6 V; and −40°C ≤ TA ≤ +105°C, unless otherwise
noted. Switching specifications are tested with CL = 15 pF and CMOS signal levels, unless otherwise noted.
Table 10. DC-to-DC Converter Static Specifications
Parameter
Symbol Min Typ
DC-TO-DC CONVERTER SUPPLY
Setpoint
VISO
3.0 3.3
Line Regulation
VISO (LINE)
1
Load Regulation
VISO (LOAD)
1
Output Ripple
VISO (RIP)
50
Output Noise
VISO (NOISE)
130
Switching Frequency
fOSC
180
PW Modulation Frequency
fPWM
625
Output Supply
IISO (MAX)
Efficiency at IISO (MAX)
30
IDD1, No VISO Load
IDD1, Full VISO Load
IDD1 (Q)
IDD1 (MAX)
14
230
Max
3.6
5
100
20
Unit
V
mV/V
%
mV p-p
mV p-p
MHz
kHz
mA
%
mA
mA
Test Conditions
IISO = 0 mA
IISO = 50 mA, VDD1 = 3.0 V to 3.6 V
IISO = 6 mA to 54 mA
20 MHz bandwidth, CBO = 0.1 μF||10 μF, IISO = 90 mA
CBO = 0.1 μF||10 μF, IISO = 90 mA
VISO > 3 V
IISO = 90 mA
Rev. 0 | Page 6 of 24

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]