
Truth Table
Inputs
Outputs
E1 E2 E3 A0 A1 A2 O0 O1 O2 O3 O4 O5 O6 O7
HXXXXXHHHHHHHH
XHXXXXHHHHHHHH
XX L XXXHHHHHHHH
L LHL L L LHHHHHHH
L LHHL LHLHHHHHH
L LHLHLHHLHHHHH
L LHHHLHHHLHHHH
L LHL LHHHHHLHHH
L LHHLHHHHHHLHH
L LHLHHHHHHHHLH
L LHHHHHHHHHHHL
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2