SP8607 View Datasheet(PDF) - Zarlink Semiconductor Inc
Part Name
Description
MFG CO.
SP8607 Datasheet PDF : 7 Pages
| |||
OPERATING NOTES
1. The clock inputs (pins 1 and 2) can be driven single ended or
differentially and should be capacitively coupled to the signal
source. The input signal path is completed by connecting a
capacitor from the internal bias decoupling, pin 3, to ground.
2. In the absence of a signal the device will self-oscillate. If this is
undesirable, it may be prevented by connecting a 15kΩ resistor
from the unused input to VEE. This will reduce the input sensitivity
by approximately 100mV.
SP8607
3. The circuit will operate down to DC but slew rate must be better
than 100V/µs.
4. The outputs are compatible with ECLII. There is an internal load
of 4kΩ on each output. The outputs can be interfaced to ECL10K
by the addition of 1·5kΩpulldown resistors from the outputs to VEE
to increase output voltage swing.
5. Input impedance is a function of frequency, See Fig. 4.
6. All components should be suitable for the frequency in use.
GENERATOR
INPUT
TO SAMPLING
SCOPE
2·7k
1n
1n
3
5
1
6
450 10n
OUTPUT
33
33
DUT
2
7
450 10n
OUTPUT
8
20
1n
3·5k 3·5k
VEE
1n
Fig. 5 Test circuit
1n
INPUT
1
15k
1n
440
2
5
6
DIVIDE BY
440
2
7
BIAS
4k 4k
8
1n
Fig. 6 Typical application showing interfacing
ECL OUTPUT
1·5k 1·5k
VEE
3
Share Link: 