datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

MC145192 View Datasheet(PDF) - Motorola => Freescale

Part Name
Description
MFG CO.
MC145192
Motorola
Motorola => Freescale 
MC145192 Datasheet PDF : 24 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ANALOG CHARACTERISTICS — CURRENT SOURCE/SINK OUTPUT — PDout
(Iout 2 mA, VDD = VCC = 2.7 to 5.0 V, Voltages Referenced to GND, VDD = VCC VPD)
Parameter
Test Condition
VPD
Guaranteed
Limit
Unit
Maximum Source Current Variation Part–to–Part Vout = 0.5 x VPD
4.5
± 20
%
5.5
± 20
Maximum Sink–versus–Source Mismatch
Vout = 0.5 x VPD
4.5
12
%
(Note 3)
5.5
12
Output Voltage Range
Iout variation 20%
4.5
0.5 to 4.0
V
(Note 3)
5.5
0.5 to 5.0
NOTES:
1. Percentages calculated using the following formula: (Maximum Value – Minimum Value) / Maximum Value.
2. See Rx Pin Description for external resistor values.
3. This parameter is guaranteed for a given temperature within – 40° to 85°C.
AC INTERFACE CHARACTERISTICS
(VDD = VCC = 2.7 to 5.0 V, TA = – 40° to 85°C, CL = 50 pF, Input tr = tf = 10 ns, VPD = 2.7 to 5.5 V with VDD VPD)
Symbol
Parameter
Guaranteed
Limit
fclk
Serial Data Clock Frequency (Figure 1)
NOTE: Refer to Clock tw below
dc to 2.0
tPLH, Maximum Propagation Delay, Clock to Output A (Selected as Data Out) (Figures 1 and 5)
200
tPHL
tPLH, Maximum Propagation Delay, Enable to Output A (Selected as Port) (Figures 2 and 5)
200
tPHL
tPZL, Maximum Propagation Delay, Enable to Output B (Figures 2 and 6)
200
tPLZ
tTLH, Maximum Output Transition Time, Output A and Output B; tTHLonly, on Output B
200
tTHL
(Figures 1, 5, and 6)
Cin
Maximum Input Capacitance — Data In, Clock, Enable
10
Unit
MHz
ns
ns
ns
ns
pF
TIMING REQUIREMENTS (VDD = VCC = 2.7 to 5.0 V, TA = – 40° to 85°C, Input tr = tf = 10 ns unless otherwise indicated)
Symbol
Parameter
Guaranteed
Limit
Unit
tsu, th
tsu, th,
trec
Minimum Setup and Hold Times, Data In versus Clock (Figure 3)
Minimum Setup, Hold and Recovery Times, Enable versus Clock (Figure 4)
50
ns
100
ns
tw
Minimum Pulse Width, Enable (Figure 4)
tw
Minimum Pulse Width, Clock (Figure 1)
tr, tf
Maximum Input Rise and Fall Times, Clock (Figure 1)
* The minimum limit is 3 REFin cycles or 195 fin cycles, whichever is greater.
*
cycles
250
ns
100
µs
MC145192
4
MOTOROLA

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]