LC72338 View Datasheet(PDF) - SANYO -> Panasonic
Part Name
Description
MFG CO.
LC72338 Datasheet PDF : 16 Pages
| |||
Continued from preceding page.
Pin No.
Symbol
I/O
I/O type
LC72336, 72338
Function
Shared-function general-purpose output and serial I/O port
Inputs are a Schmitt input.
The IOS instruction is used to switch between the general-purpose I/O port function and
the serial I/O function, as well as between input and output for the general-purpose I/O
port function.
• When used as a general-purpose I/O port:
Input or output can be specified in bit units (bit I/O).
These ports are set up to be general-purpose I/O ports with the IOS instruction
with Pn = 0.
b0 = SI/O0 0 ... General-purpose ports
6
PG0
1 ... SI/O ports
The IOS instruction is used to specify input or output in bit units.
5
PG1/SCK0
I/O CMOS push-pull
4
PG2/SO0
PG ... Pn = 6 0 ... Input
1 ... Output
3
PG3/SI0
• When used as a serial I/O port:
These ports are set up to be serial I/O ports with the IOS instruction with Pn = 0.
The contents of the serial I/O data buffers can be saved and loaded with the INR and
OUTR instructions.
Note: Pin setup states when used as serial I/O ports:
PG0 ... General-purpose I/O
PG1 ... SCK0 output in internal clock mode
SCK0 input in external clock mode
PG2 ... SO0 output
PG3 ... SI0 input
These ports go to the input disabled high-impedance state in clock stop mode.
These ports function as general-purpose input ports after a power-on reset.
1
80
77
78
76
31, 73
75
XIN
XOUT
EO1
EO2
VSS
VDD
AMIN
I
—
O
O CMOS tristate
—
—
4.5 MHz crystal oscillator connections
Charge pump outputs
These pins go to the high-impedance state when the HOLD pin is set low in the hold
enable state.
These pins go to the high-impedance state in clock stop mode, after a power-on reset,
and in the PLL stopped state.
Power supply connections
I
CMOS amplifier
input
AM VCO (local oscillator) input
This pin is selected and the band set using the PLL instruction CW1 (b1 and b0) field.
b1 b0
Band
1 0 2 to 40 MHz (SW)
1 1 0.5 to 10 MHz (MW, LW)
The input signal must be capacitor coupled.
Input is disabled if the HOLD pin is set low in the HOLD enabled state.
Input is disabled in clock stop mode, after a power-on reset, and in the PLL stopped state.
FM VCO (local oscillator) input
This pin is selected using the PLL instruction CW1 field (b1 = 0, b0 = don’t care).
74
FMIN
I
CMOS amplifier
input
The input signal must be capacitor coupled.
Input is disabled if the HOLD pin is set low in the HOLD enabled state.
Input is disabled in clock stop mode, after a power-on reset, and in the PLL stopped state.
Continued on next page.
No. 5157-7/16
Share Link: 