IDT82V3385 View Datasheet(PDF) - Integrated Device Technology
Part Name
Description
MFG CO.
IDT82V3385 Datasheet PDF : 145 Pages
| |||
IDT82V3385
SYNCHRONOUS ETHERNET WAN PLL
8.3 HEATSINK EVALUATION .......................................................................................................................................................................... 124
8.4 TQFP EPAD THERMAL RELEASE PATH ................................................................................................................................................. 125
9 ELECTRICAL SPECIFICATIONS .................................................................................................................................. 126
9.1 ABSOLUTE MAXIMUM RATING ................................................................................................................................................................ 126
9.2 RECOMMENDED OPERATION CONDITIONS .......................................................................................................................................... 126
9.3 I/O SPECIFICATIONS ................................................................................................................................................................................. 127
9.3.1 CMOS Input / Output Port ............................................................................................................................................................ 127
9.3.2 PECL / LVDS Input / Output Port ................................................................................................................................................ 128
9.3.2.1 PECL Input / Output Port ................................................................................................................................................ 128
9.3.2.2 LVDS Input / Output Port ................................................................................................................................................ 130
9.3.2.3 Single-Ended Input for Differential Input ........................................................................................................................ 131
9.4 JITTER & WANDER PERFORMANCE ....................................................................................................................................................... 132
9.5 OUTPUT WANDER GENERATION ............................................................................................................................................................ 134
9.6 INPUT / OUTPUT CLOCK TIMING ............................................................................................................................................................. 135
9.7 OUTPUT CLOCK TIMING ........................................................................................................................................................................... 136
PACKAGE DIMENSIONS.................................................................................................................................................... 142
ORDERING INFORMATION................................................................................................................................................ 145
Table of Contents
5
May 14, 2010
Share Link: 