IDT7005S70PFB View Datasheet(PDF) - Integrated Device Technology

Part Name

Description

MFG CO.

IDT7005S70PFB

HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM

Integrated Device Technology 

IDT7005S/L

HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM

WAVEFORM OF READ CYCLES(5)

ADDR

CE

OE

tRC

tAA (4)

tACE (4)

tAOE (4)

MILITARY AND COMMERCIAL TEMPERATURE RANGES

R/W

DATAOUT

BUSYOUT

tLZ (1)

tBDD (3, 4)

VALID DATA (4)

tOH

tHZ (2)

2738 drw 07

NOTES:

1. Timing depends on which signal is asserted last, OE or CE.

2. Timing depends on which signal is de-asserted first, CE or OE.

3. tBDD delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations

BUSY has no relation to valid output data.

4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.

5. SEM = VIH.

TIMING OF POWER-UP POWER-DOWN

CE

tPU

ICC

50%

ISB

tPD

50%

2738 drw 08

6.06

8

Share Link: