datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ICS8344 View Datasheet(PDF) - Integrated Device Technology

Part Name
Description
MFG CO.
ICS8344
IDT
Integrated Device Technology 
ICS8344 Datasheet PDF : 18 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
ICS8344
LOW SKEW, 1-TO-24
DIFFERENTIAL-TO-LVCMOS FANOUT BUFFER
GENERAL DESCRIPTION
The ICS8344 is a low voltage, low skew, 1-to-24 Differential-
to-LVCMOS Fanout Buffer. The ICS8344 is designed to trans-
late any differential signal levels to LVCMOS levels. The low
impedance LVCMOS outputs are designed to drive 50Ω se-
ries or parallel terminated transmission lines. The effective
fanout can be increased to 48 by utilizing the ability of the
outputs to drive two series terminated lines. Redundant clock
applications can make use of the dual clock input. The dual
clock inputs also facilitate board level testing. ICS8344 is
characterized at full 3.3V, full 2.5V and mixed 3.3V input and
2.5V output operating supply modes.
Guaranteed output and part-to-part skew characteristics
make the ICS8344 ideal for those clock distribution applica-
tions demanding well defined performance and repeatability.
FEATURES
Twenty-four LVCMOS outputs, 7Ω typical output impedance
Selectable differential clock input pairs for redundant
clock applications
CLKx, nCLKx pairs can accept the following differential
input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
Maximum output frequency: 167MHz
Translates any differential input signal (LVPECL, LVHSTL,
LVDS) to LVCMOS without external bias networks
Translates any single-ended input signal to LVCMOS
with resistor bias on nCLK input
Multiple output enable pins for disabling unused outputs
in reduced fanout applications
Output skew: 275ps (maximum)
Part-to-part skew: 600ps (maximum)
Bank skew: 150ps (maximum)
Propagation Delay: 4.3ns (maximum)
3.3V, 2.5V or mixed 3.3V, 2.5V operating supply modes
0°C to 70°C ambient operating temperature
Available in standard (RoHS 5) and lead-free (RoHS 6)
packages
BLOCK DIAGRAM
PIN ASSIGNMENT
CLK_SEL
CLK0
0
nCLK0
CLK1
1
nCLK1
OE1
OE2
OE3
Q0:Q7
O8:Q15
O16:Q23
Q16
Q17
VDDO
GND
Q18
Q19
Q20
Q21
VDDO
GND
Q22
Q23
48 47 46 45 44 43 42 41 40 39 38 37
1
36
2
35
3
34
4
33
5
32
6
ICS8344
31
7
30
8
29
9
28
10
27
11
26
12
25
13 14 15 16 17 18 19 20 21 22 23 24
Q7
Q6
VDDO
GND
Q5
Q4
Q3
Q2
VDDO
GND
Q1
Q0
8344BY
48-Lead LQFP
7mm x 7mm x 1.4mm package body
Y Package
Top View
1
REV. A JANUARY 5, 2011

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]