datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

HT49CV7 View Datasheet(PDF) - Holtek Semiconductor

Part Name
Description
MFG CO.
HT49CV7
Holtek
Holtek Semiconductor 
HT49CV7 Datasheet PDF : 48 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
HT49RV7/HT49CV7
Serial Interface
The Serial Interface function has four basic signals included. They are the SDI (serial data input), SDO (serial data out-
put), SCK (serial clock) and SCS (slave select pin).
Two registers (SBCR & SBDR) unique to the serial interface provide control, status and data storage.
S B E N = 1 , C S E N = 0 ( if p u ll- h ig h e d )
SCS
SBEN =C SEN =1
SCK
SDI
D 7 /D 0 D 6 /D 1 D 5 /D 2 D 4 /D 3 D 3 /D 4 D 2 /D 5 D 1 /D 6 D 0 /D 7
SDO
D 7 /D 0 D 6 /D 1 D 5 /D 2 D 4 /D 3 D 3 /D 4 D 2 /D 5 D 1 /D 6 D 0 /D 7
SIO Timing (SIOCLK Configuration is Falling Edge)
S B E N = 1 , C S E N = 0 ( if p u ll- h ig h e d )
SCS
SBEN =C SEN =1
SCK
SDI
D 7 /D 0 D 6 /D 1 D 5 /D 2 D 4 /D 3 D 3 /D 4 D 2 /D 5 D 1 /D 6 D 0 /D 7
SDO
D 7 /D 0 D 6 /D 1 D 5 /D 2 D 4 /D 3 D 3 /D 4 D 2 /D 5 D 1 /D 6 D 0 /D 7
SIO Timing (SIOCLK Configuration is Rising Edge)
Bit No.
0
1
2
3
4
5, 6
7
Label
¾
WCOL
CSEN
MLS
SBEN
M0, M1
CKS
Function
Unused bit, read as ²0²
This bit shows the situation of the buffer SBDR
1: enable (set by SIO) writing to SBDR
0: disable (cleared by user) reading from SBDR
Serial bus selection signal
Shift first control bit (1: MSB; 0: LSB)
Serial bus selection (1: enable; 0: disable)
Master/slave mode selection: M1, M0=
00: master mode, baud rate=fSIO
01: master mode, baud rate=fSIO/4
10: master mode, baud rate=fSIO/16
11: slave mode
Clock source selection (0: fSYS/4; 1: fRTCOSC)
SBCR (1FH) Register
· SBCR: Serial bus control register
¨ Bit 7 (CKS): clock source selection:
fSIO=fSYS/4 or fRTCOSC
¨ Bit 6 (M1), Bit 5 (M0): master/slave mode & baud
rate selection
- M1, M0:
00: master mode, baud rate=fSIO
01: master mode, baud rate=fSIO/4
10: master mode, baud rate=fSIO/16
11: slave mode
¨ Bit 4 (SBEN): serial bus enable/disable (1/0)
- Enable: (SCS dependent on CSEN bit)
Disable ® enable: SCK, SDI, SDO, SCS=0 and
waiting for writing data to SBDR (TXRX buffer)
Master mode: write data to SBDR (TXRX buffer)
® start transmission/reception automatically
Master mode: when data has been transferred ®
set TRF
Slave mode: when a SCK (and SCS dependent
on CSEN) is received, data in TXRX buffer is
shifted-out and data on SDI is shifted-in
Rev. 1.00
21
April 20, 2006

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]