datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

DS21Q42T View Datasheet(PDF) - Dallas Semiconductor -> Maxim Integrated

Part Name
Description
MFG CO.
DS21Q42T
Dallas
Dallas Semiconductor -> Maxim Integrated 
DS21Q42T Datasheet PDF : 119 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
DS21Q42
1. INTRODUCTION
The DS21Q42 is a superset version of the popular DS21Q41 Quad T1 framer offering the new features
listed below. All of the original features of the DS21Q41 have been retained and software created for the
original device is transferable to the DS21Q42.
New Features
Additional hardware signaling capability including:
– Receive signaling re-insertion to a backplane multiframe sync
– Availability of signaling in a separate PCM data stream
– Signaling freezing
– Interrupt generated on change of signaling data
Full HDLC controller with 64–byte buffers in both transmit and receive paths. Configurable for FDL
orDS0 access
Per–channel code insertion in both transmit and receive paths
Ability to monitor one DS0 channel in both the transmit and receive paths
RCL, RLOS, RRA, and RAIS alarms now interrupt on change of state
Detects AIS-CI
8.192 MHz clock synthesizer
Per–channel loopback
Ability to calculate and check CRC6 according to the Japanese standard
Ability to pass the F–Bit position through the elastic stores in the 2.048 MHz backplane mode
IEEE 1149.1 support
Features
Four T1 DS1/ISDN–PRI/J1 framing transceivers
All four framers are fully independent
Frames to D4, ESF, and SLC–96 R formats
Each of the four framers contain dual two–frame elastic store slip buffers that can connect to
asynchronous backplanes up to 8.192 MHz
8–bit parallel control port that can be used directly on either multiplexed or non–multiplexed buses
(Intel or Motorola)
Extracts and inserts robbed bit signaling
Detects and generates yellow (RAI) and blue (AIS) alarms
Programmable output clocks for Fractional T1
Fully independent transmit and receive functionality
Generates and detects in–band loop codes from 1 to 8 bits in length including CSU loop codes
Contains ANSI one’s density monitor and enforcer
Large path and line error counters including BPV, CV, CRC6, and framing bit errors
Pin compatible with DS21Q44 E1 Enhanced Quad E1 Framer
3.3V supply with 5V tolerant I/O; low power CMOS
Available in 128–pin TQFP package
2 of 119

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]