DS1672(2011) View Datasheet(PDF) - Maxim Integrated
Part Name
Description
MFG CO.
DS1672 Datasheet PDF : 15 Pages
| |||
Figure 5. Programmable Trickle Charger
VCC
R1
250Ω
R2
2kΩ
R3
4kΩ
DS1672
VBACKUP
1 OF 16 SELECT
NOTE: ONLY 1010 ENABLES
1 OF 2
SELECT
1 OF 3
SELECT
TCS TCS TCS TCS DS
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
DS
BIT 2
TRICKLE CHARGE REGISTER
RS
BIT 1
RS
BIT 0
TCS = TRICKLE CHARGER SELECT
DS = DIODE SELECT
RS = RESISTOR SELECT
I2C Serial Data Bus
The DS1672 supports a bidirectional I2C bus and data transmission protocol. A device that sends data
onto the bus is defined as a transmitter and a device receiving data as a receiver. The device that controls
the message is called a master. The devices that are controlled by the master are slaves. The bus must be
controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates
the START and STOP conditions. The DS1672 operates as a slave on the I2C bus. Connections to the bus
are made via the open-drain I/O lines SDA and SCL. Within the bus specifications, a standard mode
(100kHz maximum clock rate) and a fast mode (400kHz maximum clock rate) are defined. The DS1672
operates in both modes.
The following bus protocol has been defined (Figure 6):
Data transfer may be initiated only when the bus is not busy.
During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in
the data line while the clock line is high will be interpreted as control signals.
Accordingly, the following bus conditions have been defined:
Bus not busy: Both data and clock lines remain HIGH.
Start data transfer: A change in the state of the data line from high to low, while the clock line is
high, defines a START condition.
Stop data transfer: A change in the state of the data line from low to high, while the clock line is
high, defines a STOP condition.
11 of 15
Share Link: 