AS4LC2M8S1
AS4LC1M16S1
AC parameters common to all waveforms
CAS
–7
Sym
Parameter
latency Min Max
3
–
5.5
tAC CLK to valid output delay 2
–
8.5
1
–
18
tAH Address hold time
tAS Address setup time
tBDL Last data-in to burst stop
Read/write command to
tCCD read/write command
–
1
2
–
0
–
1
–
tCDL
Last data-in to new
column address delay
1
–
tCH CLK high-level width
2.75 –
3
7 1000
tCK CLK cycle time
2 8.7 1000
1 20 1000
tCKED
CKE to CLOCK disable or
power-down entry mode
1
–
tCKH CKE hold time
tCKS CKE setup time
tCL CLK low-level width
CS, RAS, CAS, WE, DQM
tCMH hold time
1
–
2
–
2.75 –
1
–
tCMS
CS, RAS, CAS, WE, DQM
setup time
2
–
tDAL
Data-in to ACTIVE
command
3
5
–
2
5
–
1
4
–
tDH Data in hold time
tDPL Data in to PRECHARGE
tDQD DQM to input data delay
DQM to data mask during
tDQM writes
1
–
2
–
1
–
0
–
tDQZ
DQM to data high Z
during reads
2
–
tDS Data in setup time
tDWD
Write command to input
data delay
2
–
0
–
3
–
5.5
tHZ
Data-out high-impedance
time
2
–
8.5
1
–
18
tLZ
Data-out low-impedance
time
1
–
–8
Min Max
–
6
–
7
–
22
–
1
2
–
0
–
1
–
1
–
3
–
8
1000
10
1000
25
1000
1
–
1
–
2
–
3
–
1
–
2
–
5
–
5
–
4
–
1
–
2
–
1
–
0
–
2
–
2
–
0
–
–
6
–
9
–
22
1
–
–10
Min
Max Unit Notes
–
6
ns
6
–
6
ns 6,8
–
22 ns 6,8
–
1
ns
7
2
–
ns
7
0
–
tCK
9
1
–
tCK
9
1
–
tCK
9
3
–
ns
7
10
1000 ns
10
12
1000 ns
10
25
1000 ns
10
1
–
tCK
1
–
ns
2
–
ns
3.5
–
ns
7
1
–
ns
2
–
ns
5
–
tCK 5,11
5
–
tCK 5,11
4
–
tCK 5,11
1
–
ns
2
–
tCK
12
1
–
tCK
9
0
–
tCK
9
2
–
tCK
9
2
–
ns
0
–
tCK
9
–
9
ns
13
–
9
ns
13
–
22
ns
13
1
–
ns
8
ALLIANCE SEMICONDUCTOR
7/5/00