ADP5033 View Datasheet(PDF) - Analog Devices
Part Name
Description
MFG CO.
ADP5033 Datasheet PDF : 28 Pages
| |||
Dual 3 MHz, 800 mA Buck
Regulators with Two 300 mA LDOs
ADP5033
FEATURES
Main input voltage range: 2.3 V to 5.5 V
Two 800 mA buck regulators and two 300 mA LDOs
Tiny, 16-ball, 2 mm × 2 mm WLCSP package
Regulator accuracy: ±3%
Factory programmable VOUTx
3 MHz buck operation with forced PWM and auto PWM/PSM
modes
BUCK1/BUCK2: output voltage range from 0.8 V to 3.3 V
LDO1/LDO2: output voltage range from 0.8 V to 3.3V
LDO1/LDO2: low input supply voltage from 1.7 V to 5.5 V
LDO1/LDO2: high PSRR and low output noise
APPLICATIONS
Power for processors, ASICS, FPGAs, and RF chipsets
Portable instrumentation and medical devices
Space constrained devices
GENERAL DESCRIPTION
The ADP5033 combines two high performance buck regulators
and two low dropout regulators (LDO) in a tiny, 16-ball, 2 mm ×
2 mm WLCSP to meet demanding performance and board
space requirements.
The high switching frequency of the buck regulators enables
tiny multilayer external components and minimizes the board
space. When the MODE pin is set high, the buck regulators
operate in forced PWM mode. When the MODE pin is set low,
the buck regulators operate in QPXFSTBWFNPEF P4M. When
UIFMPBEJTaround the nominal value and the load current falls
CFMPXBpredefined threshold, the regulator operates in 14.
improving the light load efficiency.
The two bucks operate out of phase to reduce the input capacitor
requirement and noise.
The low quiescent current, low dropout voltage, and wide input
voltage range of the ADP5033 LDO extend the battery life of
portable devices. The ADP5033 LDOs maintain power supply
rejection greater than 60 dB for frequencies as high as 10 kHz
while operating with a low headroom voltage.
The regulators in the ADP5033 are activated by the ENA and
ENB pins. The specific channels controlled by ENA and ENB
are set by factory programming. A high voltage level applied to
the enable pins activates the regulators. The default output
voltages are factory programmable and can be set to a wide
range of options.
2.3V TO 5.5V
TYPICAL APPLICATION CIRCUIT
ADP5033
C1
4.7µF
VIN1
ON
OFF
ENA
ENB
BUCK1
EN1
MODE
EN2
EN3
EN4
SW1 L1 1µH
VOUT1
PGND1
VOUT1 @
800mA
C5
10µF
MODE
PWM
PSM/PWM
VIN2
C2
4.7µF
MODE
BUCK2
EN2
L2 1µH
SW2
VOUT2
PGND2
VOUT2 @
800mA
C6
10µF
1.7V TO 5.5V
VIN3
C3
1µF
EN3
LDO1
(ANALOG)
VOUT3
VOUT3 @
C7 300mA
1µF
VIN4
C4
1µF
EN4
LDO2
(DIGITAL)
AGND
Figure 1.
VOUT4
VOUT4 @
C8 300mA
1µF
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2011 Analog Devices, Inc. All rights reserved.
Share Link: 