AD7879
GPIO Interrupt Enable (Bit 12, Control Register 3,
Address 0x03)
The GPIO pin can operate as an interrupt source to trigger the
INT output. This is controlled by Bit 12 in Control Register 3.
If the GPIO ALERT interrupt enable = 1, the GPIO can trigger
INT. If this bit = 0, the GPIO cannot trigger INT.
INT is asserted if the GPIO data register bit is set when the
GPIO is configured as an input, provided that INT is enabled.
INT is triggered only when the GPIO is configured as an input,
that is, when GPIO DIR = 1.
INT is clear only when the GPIO signal or the GPIO enable
changes.
Rev. 0 | Page 18 of 36