AD7193 View Datasheet(PDF) - Analog Devices
Part Name
Description
MFG CO.
AD7193 Datasheet PDF : 56 Pages
| |||
AD7193
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
MCLK1 1
MCLK2 2
SCLK 3
CS 4
P3 5
P2 6
P1/REFIN2(+) 7
P0/REFIN2(–) 8
NC 9
AINCOM 10
AIN1 11
AIN2 12
AIN3 13
AIN4 14
AD7193
TOP VIEW
(Not to Scale)
28 DIN
27 DOUT/RDY
26 SYNC
25 DVDD
24 AVDD
23 DGND
22 AGND
21 BPDSW
20 REFIN1(–)
19 REFIN1(+)
18 AIN8
17 AIN7
16 AIN6
15 AIN5
NC = NO CONNECT
Figure 5. Pin Configuration
Table 5. Pin Function Descriptions
Pin No. Mnemonic Description
1
MCLK1
When the master clock for the device is provided externally by a crystal, the crystal is connected between
MCLK1 and MCLK2.
2
MCLK2
Master Clock Signal for the Device. The AD7193 has an internal 4.92 MHz clock. This internal clock can be
made available on the MCLK2 pin. The clock for the AD7193 can also be provided externally in the form of a
crystal or external clock. A crystal can be tied across the MCLK1 and MCLK2 pins. Alternatively, the MCLK2 pin
can be driven with a CMOS-compatible clock and with the MCLK1 pin remaining unconnected.
3
SCLK
Serial Clock Input. This serial clock input is for data transfers to and from the ADC. The SCLK has a Schmitt-
triggered input, making the interface suitable for opto-isolated applications. The serial clock can be
continuous with all data transmitted in a continuous train of pulses. Alternatively, it can be a noncontinuous
clock with the information transmitted to or from the ADC in smaller batches of data.
4
CS
Chip Select Input. This is an active low logic input used to select the ADC. CS can be used to select the ADC in
systems with more than one device on the serial bus or as a frame synchronization signal in communicating
with the device. CS can be hardwired low, allowing the ADC to operate in 3-wire mode with SCLK, DIN, and
DOUT used to interface with the device.
5
P3
Digital Output Pin. This pin can function as a general-purpose output bit referenced between AVDD and
AGND.
6
P2
Digital Output Pin. This pin can function as a general-purpose output bit referenced between AVDD and
AGND.
7
P1/REFIN2(+) Digital Output Pin/Positive Reference Input. This pin functions as a general-purpose output bit referenced
between AVDD and AGND. When the REFSEL bit in the configuration register = 1, this pin functions as
REFIN2(+). An external reference can be applied between REFIN2(+) and REFIN2(−). REFIN2(+) can lie
anywhere between AVDD and AGND + 1 V. The nominal reference voltage, (REFIN2(+) − REFIN2(−)), is AVDD, but
the part functions with a reference from 1 V to AVDD.
8
P0/REFIN2(−) Digital Output Pin/Negative Reference Input. This pin functions as a general-purpose output bit referenced
between AVDD and AGND. When the REFSEL bit in the configuration register = 1, this pin functions as
REFIN2(−). This reference input can lie anywhere between AGND and AVDD − 1 V.
9
NC
No Connect. Tie this pin to AGND.
10
AINCOM
Analog Input AIN1 to Analog Input AIN8 are referenced to this input when configured for pseudo differential
operation.
11
AIN1
Analog Input. This pin can be configured as the positive input of a fully differential input pair when used with
AIN2 or as a pseudo differential input when used with AINCOM.
12
AIN2
Analog Input. This pin can be configured as the negative input of a fully differential input pair when used
with AIN1 or as a pseudo differential input when used with AINCOM.
13
AIN3
Analog Input. This pin can be configured as the positive input of a fully differential input pair when used with
AIN4 or as a pseudo differential input when used with AINCOM.
14
AIN4
Analog Input. This pin can be configured as the negative input of a fully differential input pair when used
with AIN3 or as a pseudo differential input when used with AINCOM.
Rev. A | Page 10 of 56
Share Link: 