AD7192 View Datasheet(PDF) - Analog Devices

Part Name

Description

MFG CO.

AD7192

4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA

Analog Devices 

AD7192

TABLE OF CONTENTS

Features .............................................................................................. 1

Interface ............................................................................................. 1

Applications....................................................................................... 1

General Description ......................................................................... 1

Functional Block Diagram .............................................................. 1

Revision History ............................................................................... 2

Specifications..................................................................................... 3

Timing Characteristics..................................................................... 7

Circuit and Timing Diagrams..................................................... 7

Absolute Maximum Ratings............................................................ 9

Thermal Resistance ...................................................................... 9

ESD Caution.................................................................................. 9

Pin Configuration and Function Descriptions........................... 10

Typical Performance Characteristics ........................................... 12

RMS Noise and Resolution............................................................ 14

Sinc4 Chop Disabled................................................................... 14

Sinc3 Chop Disabled................................................................... 15

Sinc4 Chop Enabled .................................................................... 16

Sinc3 Chop Enabled .................................................................... 17

On-Chip Registers .......................................................................... 18

Communications Register......................................................... 18

Status Register ............................................................................. 19

Mode Register ............................................................................. 19

Configuration Register .............................................................. 21

Data Register ............................................................................... 23

ID Register................................................................................... 23

GPOCON Register ..................................................................... 24

REVISION HISTORY

5/09—Rev. 0 to Rev. A

Change to Gain Error Specification ............................................... 3

Changes to Table 3............................................................................ 9

5/09—Revision 0: Initial Version

Offset Register ............................................................................ 24

Full-Scale Register ...................................................................... 24

ADC Circuit Information.............................................................. 25

Overview ..................................................................................... 25

Filter, Output Data Rate, and Settling Time ........................... 25

Digital Interface .......................................................................... 28

Circuit Description......................................................................... 32

Analog Input Channel ............................................................... 32

Programmable Gain Array (PGA) ........................................... 32

Bipolar/Unipolar Configuration .............................................. 32

Data Output Coding .................................................................. 32

Clock ............................................................................................ 32

Burnout Currents ....................................................................... 33

Reference ..................................................................................... 33

Reference Detect......................................................................... 33

Reset ............................................................................................. 34

System Synchronization ............................................................ 34

Temperature Sensor ................................................................... 34

Bridge Power-Down Switch ...................................................... 34

Logic Outputs ............................................................................. 34

Enable Parity ............................................................................... 35

Calibration................................................................................... 35

Grounding and Layout .............................................................. 36

Applications Information .............................................................. 37

Weigh Scales................................................................................ 37

Outline Dimensions ....................................................................... 38

Ordering Guide .......................................................................... 38

Rev. A | Page 2 of 40

Share Link: