datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AD5737 View Datasheet(PDF) - Analog Devices

Part Name
Description
MFG CO.
AD5737 Datasheet PDF : 31 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Preliminary Technical Data
AD5757/AD5737
ABSOLUTE MAXIMUM RATINGS
TA = 25°C, unless otherwise noted. Transient currents of up to
100 mA do not cause SCR latch-up.
Table 5.
Parameter
AVDD to AGND, DGND
AVSS to AGND, DGND
AVDD to AVSS
AVcc to AGND
DVDD to DGND
Digital Inputs to DGND
Digital Outputs to DGND
REFIN/REFOUT to AGND
IOUT A,B,C,D to AGND
RSETA,B,C,D to AGND
SWA,B,C,D / VBOOSTA,B,C,D to AGND
COMPDCDC_A,B,C,D/ CHARTA,B,C,D to AGND
AGND, GNDSWA,B,C,D to DGND
Operating Temperature Range (TA)
Industrial1
Storage Temperature Range
Junction Temperature (TJ max)
64-Lead LFCSP
θJA Thermal Impedance2
Power Dissipation
Lead Temperature
Soldering
Rating
−0.3 V to +33 V
+0.3 V to −28 V
−0.3 V to +60 V
−0.3 V to +7 V
−0.3 V to +7 V
−0.3 V to DVDD + 0.3 V or
+7 V (whichever is less)
−0.3 V to DVDD + 0.3 V
−0.3 V to AVDD + 0.3 V or +7
V (whichever is less)
−0.3 V to AVDD
−0.3 V to AVDD + 0.3 V or +7
V (whichever is less)
−0.3 to +33 V
−0.3 V to +5 V
−0.3 V to +0.3 V
−40°C to +105°C
−65°C to +150°C
125°C
20°C/W
(TJ max – TA)/θJA
JEDEC Industry Standard
J-STD-020
1 Power dissipated on chip must be derated to keep the junction temperature
below 125°C
2 Based on a JEDEC 4 layer test board
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
ESD CAUTION
Rev. PrD | Page 9 of 31

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]