74HC165(2017) View Datasheet(PDF) - NXP Semiconductors.
Part Name
Description
MFG CO.
74HC165 Datasheet PDF : 22 Pages
| |||
74HC165; 74HCT165
8-bit parallel-in/serial out shift register
Rev. 5 — 21 August 2017
Product data sheet
1 General description
The 74HC165; 74HCT165 are 8-bit serial or parallel-in/serial-out shift registers. The
device features a serial data input (DS), eight parallel data inputs (D0 to D7) and two
complementary serial outputs (Q7 and Q7). When the parallel load input (PL) is LOW the
data from D0 to D7 is loaded into the shift register asynchronously. When PL is HIGH
data enters the register serially at DS. When the clock enable input (CE) is LOW data is
shifted on the LOW-to-HIGH transitions of the CP input. A HIGH on CE will disable the
CP input. Inputs are overvoltage tolerant to 15 V. This enables the device to be used in
HIGH-to-LOW level shifting applications.
2 Features and benefits
• Asynchronous 8-bit parallel load
• Synchronous serial input
• Complies with JEDEC standard no. 7A
• Input levels:
– For 74HC165: CMOS level
– For 74HCT165: TTL level
• ESD protection:
– HBM JESD22-A114F exceeds 2000 V
– MM JESD22-A115-A exceeds 200 V
• Specified from -40 °C to +85 °C and from -40 °C to +125 °C
3 Applications
• Parallel-to-serial data conversion
Share Link: 