AD7278AUJZ-RL7(RevC) View Datasheet(PDF) - Analog Devices
Part Name
Description
MFG CO.
AD7278AUJZ-RL7 Datasheet PDF : 28 Pages
| |||
AD7276/AD7277/AD7278
MODES OF OPERATION
The mode of operation of the AD7276/AD7277/AD7278 is
selected by controlling the logic state of the CS signal during a
conversion. There are three possible modes of operation: normal
mode, partial power-down mode, and full power-down mode.
The point at which CS is pulled high after the conversion has
been initiated determines which power-down mode, if any, the
device enters. Similarly, if the device is already in power-down
mode, CS can control whether the device returns to normal
operation or remains in power-down mode. These modes of
operation are designed to provide flexible power management
options, which can be chosen to optimize the power dissipation/
throughput rate ratio for different application requirements.
Normal Mode
This mode is intended for fastest throughput rate performance
because the device remains fully powered at all times, eliminating
worry about power-up times. Figure 24 shows the general diagram
of AD7276/AD7277/AD7278 operation in this mode.
The conversion is initiated on the falling edge of CS as described
in the Serial Interface section. To ensure that the part remains
fully powered up at all times, CS must remain low until at least
10 SCLK falling edges elapse after the falling edge of CS. If CS is
brought high after the 10th SCLK falling edge but before the 16th
SCLK falling edge, the part remains powered up, but the con-
version is terminated and SDATA goes back into three-state.
For the AD7276, a minimum of 14 serial clock cycles are required
to complete the conversion and access the complete conversion
result. For the AD7277 and AD7278, a minimum of 12 and
10 serial clock cycles are required to complete the conversion
and to access the complete conversion result, respectively.
CS
1
SCLK
CS can idle high until the next conversion or low until CS returns
high before the next conversion (effectively idling CS low).
Once a data transfer is complete (SDATA has returned to three-
state), another conversion can be initiated after the quiet time,
tQUIET, has elapsed by bringing CS low again.
Partial Power-Down Mode
This mode is intended for use in applications where slower
throughput rates are required. An example of this is when either
the ADC is powered down between each conversion or a series
of conversions is performed at a high throughput rate and then
the ADC is powered down for a relatively long duration between
these bursts of several conversions. When the AD7276/AD7277/
AD7278 are in partial power-down mode, all analog circuitry is
powered down except the bias-generation circuit.
To enter partial power-down mode, interrupt the conversion
process by bringing CS high between the second and 10th falling
edges of SCLK, as shown in Figure 25.
Once CS is brought high in this window of SCLKs, the part
enters partial power-down mode, the conversion that was
initiated by the falling edge of CS is terminated, and SDATA
goes back into three-state. If CS is brought high before the
second SCLK falling edge, the part remains in normal mode and
does not power down. This prevents accidental power-down due
to glitches on the CS line.
AD7276/
AD7677/AD7278
10
12
14
16
SDATA
VALID DATA
Figure 24. Normal Mode Operation
CS
SCLK
SDATA
12
10
16
THREE-STATE
Figure 25. Entering Partial Power-Down Mode
Rev. C | Page 18 of 28
Share Link: 