datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

MAX5734BUTN(2005) View Datasheet(PDF) - Maxim Integrated

Part Name
Description
MFG CO.
MAX5734BUTN Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
32-Channel, 16-Bit, Voltage-Output
DACs with Serial Interface
TIMING CHARACTERISTICS—DVDD = +4.75V to +5.25V
(Figures 2 and 3, AVDD = +4.75V to +5.25V, DVDD = +4.75V to +5.25V, AGND = DGND = REFGND = GS = 0, TA = TMIN to TMAX,
unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
Serial Clock Frequency
SCLK Pulse-Width High
SCLK Pulse-Width Low
SCLK Fall to CS Fall Setup Time
CS Fall to SCLK Fall Setup Time
CS Rise to SCLK Fall
SCLK Fall to CS Rise Setup Time
DIN to SCLK Fall Setup Time
DIN to SCLK Fall Hold Time
SCLK Fall to DOUT Fall
SCLK Fall to DOUT Rise
CS Pulse-Width High
CS Pulse-Width Low
LDAC Pulse-Width Low
CLR Pulse-Width Low
SYMBOL
CONDITIONS
fSCLK
tCH
tCL
tSCS
tCSS
tCS1
At end of cycle in SPI mode only
tCS2
tDS
tDH
tSCL Load capacitance = 20pF
tSDH Load capacitance = 20pF
tCSPWH
tCSPWL
tLDAC
tCLR
MIN TYP MAX UNITS
0
33
MHz
10
ns
10
ns
6
ns
5
ns
15
ns
0
ns
10
ns
2
ns
20
ns
20
ns
50
ns
20
ns
20
ns
20
ns
TIMING CHARACTERISTICS—DVDD = +2.7V to +5.25V
(Figures 2 and 3, AVDD = +4.75V to +5.25V, DVDD = +2.7V to +5.25V, AGND = DGND = REFGND = GS = 0, TA = TMIN to TMAX,
unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
Serial Clock Frequency
fSCLK
0
SCLK Pulse-Width High
tCH
10
SCLK Pulse-Width Low
tCL
10
SCLK Fall to CS Fall Setup Time
tSCS
10
CS Fall to SCLK Fall Setup Time
tCSS
10
CS Rise to SCLK Fall
tCS1 At end of cycle in SPI mode only
18
SCLK Fall to CS Rise Setup Time
tCS2
0
DIN to SCLK Fall Setup Time
tDS
10
DIN to SCLK Fall Hold Time
tDH
2
SCLK Fall to DOUT Fall
tSCL Load capacitance = 20pF (Note 9)
SCLK Fall to DOUT Rise
tSDH Load capacitance = 20pF (Note 9)
CS Pulse-Width High
tCSPWH
50
CS Pulse-Width Low
tCSPWL
20
LDAC Pulse-Width Low
tLDAC
20
CLR Pulse-Width Low
tCLR
20
Note 9: The maximum clock frequency (fSCLK) is 10MHz in daisy-chain mode when DVDD < 4.75V.
TYP MAX UNITS
25
MHz
ns
ns
ns
ns
ns
ns
ns
ns
35
ns
35
ns
ns
ns
ns
ns
10 ______________________________________________________________________________________

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]