datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

EP2C50AU208I7ES View Datasheet(PDF) - Altera Corporation

Part Name
Description
MFG CO.
EP2C50AU208I7ES
Altera
Altera Corporation 
EP2C50AU208I7ES Datasheet PDF : 168 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Cyclone II Architecture
Logic Array
Blocks
Each LAB consists of the following:
16 LEs
LAB control signals
LE carry chains
Register chains
Local interconnect
The local interconnect transfers signals between LEs in the same LAB.
Register chain connections transfer the output of one LE’s register to the
adjacent LE’s register within an LAB. The Quartus II Compiler places
associated logic within an LAB or adjacent LABs, allowing the use of
local, and register chain connections for performance and area efficiency.
Figure 2–5 shows the Cyclone II LAB.
Figure 2–5. Cyclone II LAB Structure
Row Interconnect
Direct link
interconnect
from adjacent
block
Direct link
interconnect
to adjacent
block
LAB
Local Interconnect
Column
Interconnect
Direct link
interconnect
from adjacent
block
Direct link
interconnect
to adjacent
block
Altera Corporation
February 2007
2–7
Cyclone II Device Handbook, Volume 1

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]