ISL6308(2008) View Datasheet(PDF) - Intersil
Part Name
Description
MFG CO.
ISL6308
(Rev.:2008)
(Rev.:2008)
Intersil
ISL6308 Datasheet PDF : 28 Pages
| |||
ISL6308
Absolute Maximum Ratings
Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +6V
Supply Voltage, PVCC . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +15V
Absolute Boot Voltage, VBOOT . . . . . . . . GND - 0.3V to GND + 36V
Phase Voltage, VPHASE . . . . . . . . GND - 0.3V to 15V (PVCC = 12)
GND - 8V (<400ns, 20µJ) to 24V (<200ns, VBOOT-PHASE = 12V)
Upper Gate Voltage, VUGATE . . . . VPHASE - 0.3V to VBOOT + 0.3V
VPHASE - 3.5V (<100ns Pulse Width, 2µJ) to VBOOT + 0.3V
Lower Gate Voltage, VLGATE. . . . . . . . GND - 0.3V to PVCC + 0.3V
GND - 5V (<100ns Pulse Width, 2µJ) to PVCC+ 0.3V
Input, Output, or I/O Voltage . . . . . . . . . GND - 0.3V to VCC + 0.3V
Thermal Information
Thermal Resistance (Typical Notes 1, 2) θJA (°C/W) θJC (°C/W)
40 Ld QFN Package . . . . . . . . . . . . . .
32
3.5
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . +150°C
Maximum Storage Temperature Range . . . . . . . . . .-65°C to +150°C
Pb-Free Reflow Profile. . . . . . . . . . . . . . . . . . . . . . . . .see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
Recommended Operating Conditions
VCC Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .+5V ±5%
PVCC Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . +5V to 12V ±5%
Ambient Temperature (ISL6308CRZ) . . . . . . . . . . . . . 0°C to +70°C
Ambient Temperature (ISL6308IRZ) . . . . . . . . . . . . .-40°C to +85°C
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and
result in failures not covered by warranty.
NOTES:
1. θJA is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See
Tech Brief TB379.
2. For θJC, the “case temp” location is the center of the exposed metal pad on the package underside.
Electrical Specifications
Recommended Operating Conditions, Unless Otherwise Specified. Parameters with MIN and/or MAX limits are
100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are
not production tested.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNITS
BIAS SUPPLY AND INTERNAL OSCILLATOR
Input Bias Supply Current
Gate Drive Bias Current
VCC POR (Power-On Reset) Threshold
IVCC; ENLL = high
12
IPVCC; ENLL = high; all gate outputs open, Fsw = 250kHz 0.4
VCC Rising
4.25
15
0.8
4.38
18
mA
1.2
mA
4.47
V
VCC Falling
3.75
3.88
4.00
V
PVCC POR (Power-On Reset) Threshold
PVCC Rising
4.25
4.38
4.47
V
PVCC Falling
3.75
3.88
4.00
V
Oscillator Frequency
Oscillator Ramp Amplitude (Note 3)
Maximum Duty Cycle (Note 3)
FSW
VP-P
225
250
275 kHz
-
1.50
-
V
-
66.6
-
%
CONTROL THRESHOLDS
ENLL Rising Threshold
0.595 0.630 0.670 V
ENLL Hysteresis
54
61
68
mV
ENLL Pull-up current
ENLL = 1V
-0.5
-1.4
-3.0 µA
COMP Shutdown Threshold
COMP Falling
0.1
0.25
0.4
V
REFERENCE AND DAC
System Accuracy (DAC = 0.6V, 0.9V)
DROOP connected to IREF
-0.8
-
0.8
%
System Accuracy (DAC = 1.2V, 1.50V)
DROOP connected to IREF
-0.5
-
0.5
%
DAC Input Low Voltage (REF0, REF1)
-
-
0.4
V
DAC Input High Voltage (REF0, REF1)
0.8
-
-
V
Minimum External Reference (Note 4)
REF pin input
-
0.6
-
V
Maximum External Reference (Note 4)
REF pin input
-
1.75
-
V
OFS Sink Current Accuracy (Negative Offset) ROFS = 30kΩ from OFS to VCC
OFS Source Current Accuracy (Positive Offset) ROFS = 10kΩ from OFS to GND
47.5
50.0
52.5 µA
47.5
50.0
52.5 µA
5
FN9208.4
September 30, 2008
Share Link: 