Nexperia
4. Functional diagram
74HC125; 74HCT125
Quad buffer/line driver; 3-state
$
<
2(
$
<
2(
$
<
2(
$
<
2(
PQD
Fig 1. Logic symbol
(1
PQD
Fig 2. IEC logic symbol
5. Pinning information
5.1 Pinning
Q$
Q<
Q2(
PQD
Fig 3. Logic diagram (one buffer)
2(
$
<
2(
$
<
*1'
Fig 4. Pin configuration SO14 and (T)SSOP14
+&
+&7
9&&
2(
$
<
2(
$
<
DDD
74HC_HCT125
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 6 — 1 December 2015
© Nexperia B.V. 2017. All rights reserved
2 of 16