SST89E554RC-40-C-NJ View Datasheet(PDF) - Silicon Storage Technology
Part Name
Description
View to exact match
SST89E554RC-40-C-NJ Datasheet PDF : 62 Pages
| |||
FlashFlex51 MCU
SST89E564RD / SST89V564RD / SST89E554RC / SST89V554RC
Preliminary Specifications
Watchdog Timer Data/Reload Register (WDTD)
Location
7
6
5
4
3
2
1
085H
Watchdog Timer Data/Reload
0
Reset Value
00000000b
Symbol
WDTD
Function
Initial/Reload value in Watchdog Timer. New value won’t be effective until WDT is set.
PCA Timer/Counter Control Register (CCON)
Location
7
6
D8H
CF
CR
5
4
-
CCF4
3
CCF3
2
CCF2
1
CCF1
0
Reset Value
CCF0 00x00000b
Symbol
CF
CR
CCF[4:0]
Function
PCA Timer/Counter Overflow Flag:
Set by hardware when the PCA timer/counter rolls over. This generates an interrupt
request if the ECF interrupt enable bit in CMOD is set. CF can be set by hardware or
software but can be cleared only by software.
PCA Timer/Counter Run Control Bit:
Set and Cleared by software to turn the PCA timer/counter on and off.
PCA Module Compare/Capture Flags:
Set by hardware when a match or capture occurs. This generates a PCA interrupt
request if the ECCFx interrupt enable bit in the corresponding CCAPMx register is set.
Must be cleared by software.
PCA Timer/Counter Mode Register (CMOD)
Location
7
6
5
4
D9H
CIDL
WDTE
-
-
3
2
1
0
Reset Value
-
CPS1 CPS0
ECF 00xxx000b
Symbol
CIDL
WDTE
CPS1,CPS0
Function
PCA Timer/Counter Idle Control:
0: Allows the PCA timer/counter to run during idle mode.
1: Disables the PCA timer/counter during idle mode.
Watchdog Timer Enable:
0: Disables the PCA watchdog timer output.
1: Enables the PCA watchdog timer output on PCA module 4.
PCA Timer/Counter Input Select:
ECF
CPS1
0
0
1
1
CPS0
0
1
0
1
fOSC /12
fOSC /4
Timer 0 overflow
External clock at ECI pin (maximum rate = fOSC /8)
PCA Timer/Counter Interrupt Enable:
0: Disables the CF bit in the CCON register.
1: Enables the CF bit in the CCON register to generate an interrupt request.
©2001 Silicon Storage Technology, Inc.
21
S71207-00-000 9/01 555
Share Link: 