STV8164 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

View to exact match

STV8164

+5 V, +5 V and Adjustable Triple-Voltage Regulator with Disable and Reset Functions

STMicroelectronics 

CIRCUIT DESCRIPTION

3 CIRCUIT DESCRIPTION

STV8164

The STV8164 is a triple-voltage regulator with Reset and Disable functions.

The three regulation parts are supplied from a single voltage reference circuit trimmed by zener

zapping during EWS testing. Since the supply voltage of this voltage reference is connected to pin

INPUT1 (VIN1), the second and third regulators will not work if pin INPUT1 is not supplied.

The output stages are designed using a Darlington configuration with a typical dropout voltage of

1.0 V.

The adjustable voltage of pin OUTPUT3 is defined by output bridge resistors (R1 and R2). The

values of these resistors are calculated to obtain, with the targeted value for pin OUTPUT3, the

VPROG voltage (2.0 V) on the median point connected to pin PROGRAM.

IMPORTANT: In all applications, all three inputs must be polarized. If Outputs 2 or 3 are not used, the

corresponding inputs must be connected to Input 1.

The Disable circuit will switch off pins OUTPUT2 and OUTPUT3 if a voltage less than 0.8 V is

applied to pin DISABLE.

The Reset circuit checks the voltage at pin OUTPUT1. If this voltage drops below VOUT1-0.25 V

(4.75 V Typ.), the "a" comparator (Figure 2) rapidly discharges the external capacitor (Ce) and the

reset output immediately switches to low. When the voltage at pin OUTPUT1 exceeds

VOUT1-0.175 V (4.825 V Typ.), the VCe voltage increases linearly to the reference voltage (VREF =

2.5 V) corresponding to a Reset Pulse Delay (tRD) as shown in Figure 3.

tRD

=

C-----e----×-----2---.--5----V--

10µA

Afterwards, the reset output returns to high. To avoid glitches in the reset output, the second

comparator "b" has a large hysteresis (1.9 V).

3.1 Currents versus Maximum Power Limitation

The currents provided by the three outputs can reach 1.6 A. However, the power dissipation in the

STV8164 must be established so as not to activate the automatic thermal shutdown (TJ = 150° C).

It is recommended not to have all three currents at their maximum value simultaneously.

For example, if TAMB(MAX.) = 70° C, the maximum power dissipation in the STV8164 will be (with

RthJA = 12 °C/W):

-1---4--1-0---2-°--°-C--C---–---7⁄---W0----°---C-- = 5.8W

This means that the following conditions apply to input voltages and currents:

(VIN1 - 5 V) x IIO1 + (VIN2 - 5 V) x IIO2 + (VIN3 - VOUT3) x IIO3 < 5.8 W

6/11

Share Link: