datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

SST89E52RD-33-C-NIE1 View Datasheet(PDF) - Silicon Storage Technology

Part Name
Description
View to exact match
SST89E52RD-33-C-NIE1
SST
Silicon Storage Technology SST
SST89E52RD-33-C-NIE1 Datasheet PDF : 81 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
FlashFlex51 MCU
SST89E52RD2/RD / SST89E54RD2/RD / SST89E58RD2/RD
SST89V52RD2/RD / SST89V54RD2/RD / SST89V58RD2/RD
PCA Timer/Counter Mode Register1 (CMOD)
Location
7
6
5
4
D9H
CIDL
WDTE
-
-
1. Not bit addressable
3
2
1
-
CPS1
CPS0
Data Sheet
0
ECF
Reset Value
00xxx000b
Symbol
CIDL
WDTE
-
CPS1
CPS0
Function
Counter Idle Control:
0: Programs the PCA Counter to continue functioning during idle mode
1: Programs the PCA Counter to be gated off during idle
Watchdog Timer Enable:
0: Disables Watchdog Timer function on PCA module 4
1: Enables Watchdog Timer function on PCA module 4
Not implemented, reserved for future use.
Note: User should not write ‘1’s to reserved bits. The value read from a reserved bit is indeterminate.
PCA Count Pulse Select bit 1
PCA Count Pulse Select bit 2
ECF
Selected
CPS1 CPS0 PCA Input1
0
0
0
Internal clock, fOSC/6 in 6 clock mode (fOSC/12 in 12 clock mode)
0
1
1
Internal clock, fOSC/2 in 6 clock mode (fOSC/4 in 12 clock mode)
1
0
2
Timer 0 overflow
1
1
3
External clock at ECI/P1.2 pin
(max. rate = fOSC/4 in 6 clock mode, fOSC/8 in 12 clock mode)
1. fOSC = oscillator frequency
PCA Enable Counter Overflow interrupt:
0: Disables the CF bit in CCON
1: Enables CF bit in CCON to generate an interrupt
©2006 Silicon Storage Technology, Inc.
27
S71255-05-000
5/06

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]