M2V64S20BTP View Datasheet(PDF) - Mitsumi

Part Name

Description

View to exact match

M2V64S20BTP

64M bit Synchronous DRAM

Mitsumi 

PC133 SDRAM (Rev.0.5)

Oct. '99

64M bit Synchronous DRAM

MITSUBISHI LSIs

M2V64S20BTP-6 (4-BANK x 4194304-WORD x 4-BIT)

M2V64S30BTP-6 (4-BANK x 2097152-WORD x 8-BIT)

M2V64S40BTP-6 (4-BANK x 1048576-WORD x 16-BIT)

[ Read Interrupted by Precharge ]

Burst read operation can be interrupted by precharge of the same bank . READ to PRE

interval is mini-mum 1 CLK. A PRE command to output disable latency is equivalent to

the /CAS Latency. As a result, READ to PRE interval determines valid data length to be

output. The figure below shows examples of BL=4.

Read Interrupted by Precharge (BL=4)

CLK

CL=3

Command

DQ

Command

DQ

Command

DQ

READ

PRE

Q0 Q1 Q2

READ

PRE

Q0 Q1

READ PRE

Q0

CL=2

Command

DQ

Command

DQ

Command

DQ

READ

PRE

Q0 Q1 Q2

READ

PRE

Q0 Q1

READ PRE

Q0

MITSUBISHI ELECTRIC

21

Share Link: