IDT72801(2001) View Datasheet(PDF) - Integrated Device Technology
Part Name
Description
View to exact match
IDT72801 Datasheet PDF : 16 Pages
| |||
IDT72801/728211/72821/72831/72841/72851
Commercial And Industrial Temperature Range
LDA
LDB
0
WENA1
WENB1
0
WCLKA
WCLKB
OPERATION ON FIFO A
OPERATION ON FIFO B
Empty Offset (LSB)
Empty Offset (MSB)
Full Offset (LSB)
Full Offset (MSB)
0
1
No Operation
1
0
Write Into FIFO
A read and write should not be performed simultaneously to the offset
registers.
OUTPUTS:
Full Flag (FFA, FFB) — FFA (FFB) will go LOW, inhibiting further write
operations, when Array A (B) is full. If no reads are performed after reset, FFA
(FFB) will go LOW after 256 writes to the IDT72801's FIFO A (B); 512 writes
to the IDT72811's FIFO A (B); 1,024 writes to the IDT72821's FIFO A (B); 2,048
writes to the IDT72831's FIFO A (B); 4,096 writes to the IDT72841's FIFO A
(B); or 8,192 writes to the IDT72851's FIFO A (B).
FFA (FFB) is synchronized with respect to the LOW-to-HIGH transition of the
Write Clock WCLKA (WCLKB).
1
1
No Operation
NOTE:
1. For the purposes of this table, WENA1 and WENB1 = VIH.
2. The same selection sequence applies to reading from the registers. RENA1 and
RENA2 (RENB1 and RENB2) are enabled and read is performed on the LOW-to-
HIGH transition of RCLKA (RCLKB).
Empty Flag (EFA, EFB) — EFA (EFB) will go LOW, inhibiting further read
operations, when the read pointer is equal to the write pointer, indicating that
Array A (B) is empty.
EFA(EFB) is synchronized with respect to the LOW-to-HIGH transition of
the Read Clock RCLKA (RCLKB).
Figure 2. Writing to Offset Registers for FIFOs A and B
72801 - DUAL 256 x 9
72811 - DUAL 512 x 9
87
08 7
Empty Offset (LSB) Reg.
Empty Offset (LSB)
Default Value 007H
Default Value 007H
08
8
08
1
08
(MSB)
0
87
Full Offset (LSB) Reg.
Default Value 007H
08 7
Full Offset (LSB)
Default Value 007H
08
8
08
1
08
(MSB)
0
72821 - DUAL 1,024 x 9
7
0
Empty Offset (LSB)
Default Value 007H
1
0
(MSB)
0
7
0
Full Offset (LSB) Reg.
Default Value 007H
1
0
(MSB)
0
72831 - DUAL 2,048 x 9
72841 - DUAL 4,096 x 9
72851 - DUAL 8,192 x 9
8
7
08
7
08
7
0
Empty Offset (LSB) Reg.
Empty Offset (LSB)
Empty Offset (LSB)
Default Value 007H
Default Value 007H
Default Value 007H
8
2
08
3
08
4
0
(MSB)
(MSB)
(MSB)
0
0
0
8
7
08
7
08
7
0
Full Offset (LSB) Reg.
Full Offset (LSB)
Full Offset (LSB)
Default Value 007H
Default Value 007H
Default Value 007H
8
2
08
3
08
4
0
(MSB)
(MSB)
(MSB)
0
0
0
3034 drw 04
Figure 3. Offset Register Formats and Default Values for the A and B FIFOs
7
Share Link: 