CY7C136-55JXI View Datasheet(PDF) - Cypress Semiconductor

Part Name

Description

View to exact match

CY7C136-55JXI

2K x 8 Dual-Port Static RAM

Cypress Semiconductor 

Switching Waveforms (continued)

Busy Timing Diagram No. 1 (CE Arbitration)

CEL Valid First:

ADDRESSL,R

ADDRESS MATCH

CEL

CER

BUSYR

CER Valid First:

tPS

tBLC

tBHC

ADDRESSL,R

ADDRESS MATCH

CER

CEL

BUSYL

tPS

tBLC

tBHC

Busy Timing Diagram No. 2 (Address Arbitration)

Left Address Valid First:

ADDRESSL

ADDRESSR

BUSYR

Right Address Valid First:

tRC or tWC

ADDRESS MATCH

tPS

tBLA

ADDRESSR

ADDRESSL

tRC or tWC

ADDRESS MATCH

tPS

tBLA

BUSYL

ADDRESS MISMATCH

tBHA

ADDRESS MISMATCH

tBHA

CY7C132/CY7C136

CY7C142/CY7C146

Document #: 38-06031 Rev. *C

Page 9 of 18

Share Link: