AT24C01ASC View Datasheet(PDF) - Atmel Corporation

Part Name

Description

View to exact match

AT24C01ASC

Two-wire Serial EEPROM Smart Card Modules

Atmel Corporation 

Timing Diagrams

Bus Timing

AT24C01ASC/02SC/04SC/08SC/16SC

Figure 1. Bus Timing

Write Cycle Timing

Note: SCL: Serial Clock, SDA: Serial Data I/O

Figure 2. Write Cycle Timing

Data Validity

tWR(1)

Notes: 1. The write cycle time tWR is the time from a valid stop condition of a write sequence to

the end of the internal clear/write cycle.

2. SCL: Serial Clock, SDA: Serial Data I/O

Figure 3. Data Validity

SDA

SCL

DATA STABLE

DATA STABLE

DATA

CHANGE

5

1610B–SEEPR–04/04

Share Link: