datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AD8159(RevC) View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
AD8159
(Rev.:RevC)
ADI
Analog Devices ADI
AD8159 Datasheet PDF : 21 Pages
First Prev 11 12 13 14 15 16 17 18 19 20
AD8159
TEST CIRCUITS
All graphs were generated using the setup shown in Figure 31, unless otherwise specified.
TERADYNE FR4 TEST BACKPLANE
GBX4 TO SMA DAUGHTER CARDS
Data Sheet
DIFFERENTIAL STRIPLINE TRACES
8mm WIDE, 8mm SPACE, 8mm HEIGHT
TRACE LENGTHS = 6", 18", 24", 30" + 3" × 2 DAUGHTER CARDS
Figure 30. Test Backplane
0.25"
DATA OUT
50Ω CABLE
PATTERN
GENERATOR
NOTES
1. SINGLE-ENDED REPRESENTATION
A
C
B
AD8159
AC-COUPLED
A
EVALUATION BOARD
C
B
50Ω CABLE
50Ω
50Ω
TEST BACKPLANE
Figure 31. AC-Coupled Test Circuit
50Ω CABLE
HIGH SPEED
REAL-TIME
OSCILLOSCOPE
50Ω
DEVICE UNDER TEST
A
DATA OUT
PATTERN
GENERATOR
50Ω CABLE
A
50Ω CABLE
C
TEST BACKPLANE
B
AD8159
AC-COUPLED
A
EVALUATION BOARD
C
50Ω
B
50Ω
NOTES
1. SINGLE-ENDED REPRESENTATION
50Ω CABLE
C
B
AD8159
AC-COUPLED
A
EVALUATION BOARD
C
B
Figure 32. Equalization Test Circuit, Test Circuit Used for Figure 19 and Figure 20
HIGH SPEED
50Ω
REAL-TIME
OSCILLOSCOPE
50Ω CABLE
50Ω
50Ω
50Ω CABLE
DATA OUT
A
50Ω CABLE
HIGH SPEED
SAMPLING
OSCILLOSCOPE
C
PATTERN
GENERATOR
B
AD8159
AC-COUPLED
A
EVALUATION BOARD
C
50Ω
50Ω
B
50Ω
NOTES
1. SINGLE-ENDED REPRESENTATION
Figure 33. Random Jitter Test Circuit, Test Circuit Used for Figure 24
Rev. C | Page 14 of 21

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]