datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

AD7691(Rev0) View Datasheet(PDF) - Analog Devices

Part Name
Description
View to exact match
AD7691 Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD7691
TIMING SPECIFICATIONS
VDD = 4.5 V to 5.25 V, VIO = 2.3 V to VDD, VREF = VDD, all specifications TMIN to TMAX, unless otherwise noted.
Table 4. 1
Parameter
Symbol
Min
Typ
Max
Unit
Conversion Time: CNV Rising Edge to Data Available
Acquisition Time
Time Between Conversions
CNV Pulse Width (CS Mode)
tCONV
0.5
tACQ
1.8
tCYC
4
tCNVH
10
2.2
μs
μs
μs
ns
SCK Period (CS Mode)
tSCK
15
ns
SCK Period (Chain Mode)
VIO Above 4.5 V
tSCK
17
ns
VIO Above 3 V
18
ns
VIO Above 2.7 V
VIO Above 2.3 V
SCK Low Time
SCK High Time
SCK Falling Edge to Data Remains Valid
SCK Falling Edge to Data Valid Delay
VIO Above 4.5 V
19
20
tSCKL
7
tSCKH
7
tHSDO
4
tDSDO
ns
ns
ns
ns
ns
14
ns
VIO Above 3 V
VIO Above 2.7 V
VIO Above 2.3 V
CNV or SDI Low to SDO D17 MSB Valid (CS Mode)
tEN
15
ns
16
ns
17
ns
VIO Above 4.5 V
VIO Above 2.7 V
VIO Above 2.3 V
CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode)
tDIS
15
ns
18
ns
22
ns
25
ns
SDI Valid Setup Time from CNV Rising Edge (CS Mode)
tSSDICNV
15
ns
SDI Valid Hold Time from CNV Rising Edge (CS Mode)
tHSDICNV
0
ns
SCK Valid Setup Time from CNV Rising Edge (Chain Mode)
SCK Valid Hold Time from CNV Rising Edge (Chain Mode)
SDI Valid Setup Time from SCK Falling Edge (Chain Mode)
SDI Valid Hold Time from SCK Falling Edge (Chain Mode)
SDI High to SDO High (Chain Mode with Busy Indicator)
VIO Above 4.5 V
VIO Above 2.3 V
tSSCKCNV
5
tHSCKCNV
10
tSSDISCK
3
tHSDISCK
4
tDSDOSDI
ns
ns
ns
ns
15
ns
26
ns
1 See Figure 3 and Figure 4 for load conditions.
Rev. 0 | Page 5 of 28

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]