TIMING DIAGRAMS
RESET
tSSF
Figure 2. RESET Timing Requirements
CLK
tDSCLKH
SCLK
Figure 3. SCLK Switching Characteristics (Divide-by-1)
CLK
tDSCLKH
tDSCLKL
SCLK
Figure 4. SCLK Switching Characteristics (Divide-by-2 or Even Integer)
CLK
tDSCLKH
tDSCLKL L
SCLK
Figure 5. SCLK Switching Characteristics (Divide-by-3 or Odd Integer)
SCLK
DR
tDSDR
Figure 6. SCLK, DR Switching Characteristics
SCLK
tDSDFS
SDFS
Figure 7. SCLK, SDFS Switching Characteristics
SCLK
tDSD0/tDSD1
SDO0/SDO1
Figure 8. SCLK, SDO0/SDO1 Switching Characteristics
Rev. A | Page 7 of 44
AD6650