datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

74ACT299(1999) View Datasheet(PDF) - STMicroelectronics

Part Name
Description
View to exact match
74ACT299
(Rev.:1999)
ST-Microelectronics
STMicroelectronics ST-Microelectronics
74ACT299 Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
®
74ACT299
8 BIT PIPO SHIFT REGISTER
WITH ASYNCHRONOUS CLEAR
s HIGH SPEED:
fMAX = 170 MHz (TYP.) at VCC = 5V
s LOW POWER DISSIPATION:
ICC = 8 µA (MAX.) at TA = 25 oC
s COMPATIBLE WITH TTL OUTPUTS
VIH = 2V (MIN), VIL = 0.8V (MAX)
s 50TRANSMISSION LINE DRIVING
CAPABILITY
s SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 24 mA (MIN)
s BALANCED PROPAGATION DELAYS:
tPLH tPHL
s OPERATING VOLTAGE RANGE:
VCC (OPR) = 4.5V to 5.5V
s PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 299
s IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The ACT299 is an high-speed CMOS 8-BIT PIPO
SHIFT REGISTERS (3-STATE) fabricated with
sub-micron silicon gate and double-layer metal
wiring C2MOS technology. It is ideal for low
power applications mantaining high speed
operation similar to equivalent Bipolar Schottky
TTL.
PRELIMINARY DATA
B
M
(Plastic Package)
(Micro Package)
ORDER CODES :
74ACT299B
74ACT299M
These devices have four modes (HOLD, SHIFT
LEFT, SHIFT RIGHT and LOAD DATA). Each
mode is chosen by two function select inputs (S0,
S1) as shown in the Truth Table.
When one or both enable inputs, (G1, G2) are
high, the eight input/output terminals are in
the high-impedance state ; however sequential
operation or clearing of the register is not
affected. Clear function is synchronous to clock.
The device is designed to interface directly High
Speed CMOS systems with TTL, NMOS and
CMOS output voltage levels.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
April 1999
1/13

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]