datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

MAX5391(2009) View Datasheet(PDF) - Maxim Integrated

Part Name
Description
View to exact match
MAX5391 Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Dual 256-Tap, Volatile, Low-Voltage
Linear Taper Digital Potentiometers
ELECTRICAL CHARACTERISTICS (continued)
(VDD = +1.7V to +5.5V, VH_ = VDD, VL_ = GND, TA = TMIN to TMAX, unless otherwise noted. Typical values are at VDD = +1.8V,
TA = +25NC.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN TYP MAX UNITS
Charge-Pump Feedthrough at W_
POWER SUPPLIES
VRW fCLK = 600kHz, COUT = 0nF
200
nVP-P
Supply Voltage Range
Standby Current
DIGITAL INPUTS
VDD
VDD = 5.5V
VDD = 1.7V
1.7
5.5
V
27
FA
12
Minimum Input High Voltage
Maximum Input Low Voltage
Input Leakage Current
VIH
VDD = 2.6V to 5.5V
VDD = 1.7V to 2.6V
VIL
VDD = 2.6V to 5.5V
VDD = 1.7V to 2.6V
70
75
% x VDD
30
25 % x VDD
-1
+1
FA
Input Capacitance
5
pF
TIMING CHARACTERISTICS—SPI (Note 7)
SCLK Frequency
SCLK Clock Period
SCLK Pulse-Width High
SCLK Pulse-Width Low
CS Fall to SCK Rise Setup Time
SCLK Rise to CS Rise Hold Time
DIN Setup Time
DIN Hold Time
SCLK Rise to CS Fall Delay
fMAX
tCP
tCH
tCL
tCSS
tCSH
tDS
tDH
tCS0
10
MHz
100
ns
40
ns
40
ns
40
ns
0
ns
40
ns
0
ns
10
ns
SCLK Rise to SCLK Rise Hold
Time
tCS1
40
ns
CS Pulse-Width High
tCSW
100
ns
Note 1: All devices are 100% production tested at TA = +25NC. Specifications over temperature limits are guaranteed by design
and characterization.
Note 2: DNL and INL are measured with the potentiometer configured as a voltage-divider (Figure 1) with H_ = VDD and L_ =
GND. The wiper terminal is unloaded and measured with a high-input-impedance voltmeter.
Note 3: R-DNL and R-INL are measured with the potentiometer configured as a variable resistor (Figure 1). DNL and INL are
measured with the potentiometer configured as a variable resistor. H_ is unconnected and L_ = GND. For VDD = +5V, the
wiper terminal is driven with a source current of 400FA for the 10kI configuration, 80FA for the 50kI configuration, and
40FA for the 100kI configuration. For VDD = +1.7V, the wiper terminal is driven with a source current of 150FA for the
10kI configuration, 30FA for the 50kI configuration, and 15FA for the 100kI configuration.
Note 4: The wiper resistance is the value measured by injecting the currents given in Note 3 into W_ with L_ = GND.
RW_ = (VW_ - VH_)/IW_.
Note 5: Drive HA with a 1kHz GND to VDD amplitude tone. LA = LB = GND. No load. WB is at midscale with a 10pF load.
Measure WB.
Note 6: The wiper-settling time is the worst-case 0 to 50% rise time, measured between tap 0 and tap 127. H_ = VDD, L_ = GND,
and the wiper terminal is loaded with 10pF capacitance to ground.
Note 7: Digital timing is guaranteed by design and characterization, not production tested.
_______________________________________________________________________________________   3

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]