datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

HB54A2568KN View Datasheet(PDF) - Elpida Memory, Inc

Part Name
Description
View to exact match
HB54A2568KN
Elpida
Elpida Memory, Inc Elpida
HB54A2568KN Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
PRELIMINARY DATA SHEET
256MB DDR SDRAM S.O.DIMM
HB54A2568KN-A75B/B75B/10B (32M words × 64 bits, 2 Banks)
Description
Features
The HB54A2568KN is Double Data Rate (DDR)
SDRAM Module, mounted 256M bits DDR SDRAM
(HM5425161BTT) sealed in TSOP package, and 1
piece of serial EEPROM (2k bits EEPROM) for
Presence Detect (PD). The HB54A2568KN is
organized as 16M × 64 × 2 bank mounted 8 pieces of
256M bits DDR SDRAM. Read and write operations
are performed at the cross points of the CK and the
/CK. This high-speed data transfer is realized by the 2
bits prefetch-pipelined architecture. Data strobe (DQS)
both for read and write are available for high speed and
reliable data bus design. By setting extended mode
register, the on-chip Delay Locked Loop (DLL) can be
set enable or disable. An outline of the products is
200-pin socket type package (dual lead out).
Therefore, it makes high density mounting possible
without surface mount technology. It provides common
data inputs and outputs. Decoupling capacitors are
mounted beside each TSOP on the module board.
200-pin socket type package (dual lead out)
Outline: 67.6mm (Length) × 31.75mm (Height) ×
3.80mm (Thickness)
Lead pitch: 0.6mm
2.5V power supply (VCC)
SSTL-2 interface for all inputs and outputs
Clock frequency: 133 MHz (max) (-A75B/B75B)
: 100 MHz (max) (-10B)
Data inputs, outputs and DM are synchronized with
DQS
4 banks can operate simultaneously and
independently (Component)
Burst read/write operation
Programmable burst length: 2, 4, 8
Burst read stop capability
Programmable burst sequence
Sequential
Interleave
Start addressing capability
Even and Odd
Programmable /CAS latency (CL): 2, 2.5
8192 refresh cycles: 7.8µs (8192row /64ms)
2 variations of refresh
Auto refresh
Self refresh
Document No. E0148H20 (Ver. 2.0)
Date Published April 2002 (K) Japan
URL: http://www.elpida.com
Elpida Memory, Inc. 2001-2002
Hitachi, Ltd. 2001
Elpida Memory, Inc. is a joint venture DRAM company of NEC Corporation and Hitachi, Ltd.

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]