CY7C008 View Datasheet(PDF) - Cypress Semiconductor

Part Name

Description

View to exact match

CY7C008

64K/128K x 8/9 Dual-Port Static RAM

Cypress Semiconductor 

Switching Waveforms (continued)

Semaphore Read After Write Timing, Either Side[35]

A0–A2

SEM

VALID ADRESS

tAW

tHA

tSCE

CY7C008/009

CY7C018/019

tSAA

VALID ADRESS

tSOP

tACE

tOHA

I/O0

R/W

OE

tSD

DATAIN VALID

tSA

tPWE

tHD

DATAOUT VALID

WRITE CYCLE

tSWRD

tSOP

tDOE

READ CYCLE

Timing Diagram of Semaphore Contention[36, 37, 38]

A0L–A2L

MATCH

R/WL

SEML

A0R–A2R

R/WR

SEMR

tSPS

MATCH

Notes:

35. CE = HIGH for the duration of the above timing (both write and read cycle).

36. I/O0R = I/O0L = LOW (request semaphore); CER = CEL = HIGH.

37. Semaphores are reset (available to both ports) at cycle start.

38. If tSPS is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.

Document #: 38-06041 Rev. *D

Page 11 of 19

Share Link: