

**LOGIC LEVEL POWER MOSFET  
SURFACE MOUNT (SMD-0.5)**

**20V, P-CHANNEL**

**Product Summary**

Part Number	$BV_{DSS}$	$R_{DS(on)}$	$I_D$
IRL5NJ7404	-20V	0.04 $\Omega$	-11A



**Description**

IRL5NJ7404 is part of the International Rectifier HiRel family of products. IR HiRel Fifth Generation Power MOSFETs utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon unit area. This benefit combined with the fast switching speed and ruggedized device design that Power MOSFETs are well known for, provide the designer with an extremely efficient device for use in a wide variety of applications. These devices are well-suitable for applications such as switching power supplies, motor established advantages of MOSFETs such as voltage controls, inverters, choppers, audio amplifiers and high-energy pulse circuits.

**Features**

- Logic Level Gate Drive
- Low RDS(on)
- Avalanche Energy Ratings
- Dynamic dv/dt Ratings
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Electrically Isolated
- Ceramic Package
- Light Weight
- Surface Mount

**Absolute Maximum Ratings**

	Parameter		Units
$I_D @ V_{GS} = -10V, T_C = 25^\circ C$	Continuous Drain Current	-11	A
$I_D @ V_{GS} = -10V, T_C = 100^\circ C$	Continuous Drain Current	-7.0	
$I_{DM}$	Pulsed Drain Current ①	-44	
$P_D @ T_C = 25^\circ C$	Maximum Power Dissipation	50	W
	Linear Derating Factor	0.4	W/°C
$V_{GS}$	Gate-to-Source Voltage	$\pm 12$	V
$E_{AS}$	Single Pulse Avalanche Energy ②	157	mJ
$I_{AR}$	Avalanche Current ①	-11	A
$E_{AR}$	Repetitive Avalanche Energy ①	5.0	mJ
dv/dt	Peak Diode Recovery dv/dt ③	-0.7	V/ns
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to + 150	°C
	Lead Temperature	300 (for 5s)	
	Weight	1.0 (Typical)	

For Footnotes, refer to the page 2.

**Electrical Characteristics @ T<sub>j</sub> = 25°C (Unless Otherwise Specified)**

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	-20	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	—	-0.14	—	V/°C	Reference to 25°C, I <sub>D</sub> = -1.0mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	—	—	0.04	Ω	V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -11A ④
		—	—	0.07		V <sub>GS</sub> = -2.7V, I <sub>D</sub> = -7.0A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	-0.7	—	—	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA
G <sub>fs</sub>	Forward Transconductance	9.0	—	—	S	V <sub>DS</sub> = -15V, I <sub>D</sub> = -3.2A ④
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	—	—	-1.0	μA	V <sub>DS</sub> = -16V, V <sub>GS</sub> = 0V
		—	—	-25		V <sub>DS</sub> = -16V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C
I <sub>GSS</sub>	Gate-to-Source Leakage Forward	—	—	-100	nA	V <sub>GS</sub> = -12V
	Gate-to-Source Leakage Reverse	—	—	100		V <sub>GS</sub> = 12V
Q <sub>G</sub>	Total Gate Charge	—	—	50	nC	I <sub>D</sub> = -3.2A
Q <sub>GS</sub>	Gate-to-Source Charge	—	—	5.5		V <sub>DS</sub> = -16V
Q <sub>GD</sub>	Gate-to-Drain ('Miller') Charge	—	—	21		V <sub>GS</sub> = -4.5V
t <sub>d(on)</sub>	Turn-On Delay Time	—	—	35	ns	V <sub>DD</sub> = -10V
t <sub>r</sub>	Rise Time	—	—	150		I <sub>D</sub> = -3.2A
t <sub>d(off)</sub>	Turn-Off Delay Time	—	—	72		R <sub>G</sub> = 6.0Ω
t <sub>f</sub>	Fall Time	—	—	90		V <sub>GS</sub> = -4.5V
L <sub>S</sub> + L <sub>D</sub>	Total Inductance	—	4.0	—	nH	Measured from center of Drain pad to center of Source pad
C <sub>iss</sub>	Input Capacitance	—	1450	—	pF	V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance	—	830	—		V <sub>DS</sub> = -15V
C <sub>rss</sub>	Reverse Transfer Capacitance	—	430	—		f = 1.0MHz

**Source-Drain Diode Ratings and Characteristics**


	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	-11	A	
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	—	—	-44		
V <sub>SD</sub>	Diode Forward Voltage	—	—	-1.0	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = -3.2A, V <sub>GS</sub> = 0V ④
t <sub>rr</sub>	Reverse Recovery Time	—	—	80	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = -3.2A, V <sub>DD</sub> ≤ -20V
Q <sub>rr</sub>	Reverse Recovery Charge	—	—	100	nC	di/dt = -100A/μs ④
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )				

**Thermal Resistance**


	Parameter	Min.	Typ.	Max.	Units
R <sub>θJC</sub>	Junction-to-Case	—	—	2.5	°C/W

**Footnotes:**


- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② V<sub>DD</sub> = -15V, starting T<sub>J</sub> = 25°C, L = 2.6mH, Peak I<sub>L</sub> = -11A, V<sub>GS</sub> = -10V
- ③ I<sub>SD</sub> ≤ -11A, di/dt ≤ -84A/μs, V<sub>DD</sub> ≤ -20V, T<sub>J</sub> ≤ 150°C
- ④ Pulse width ≤ 300 μs; Duty Cycle ≤ 2%




**Fig 1. Typical Output Characteristics**




**Fig 2. Typical Output Characteristics**




**Fig 3. Typical Transfer Characteristics**




**Fig 4. Normalized On-Resistance Vs. Temperature**




**Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage**




**Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage**




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs. Case Temperature




**Fig 10.** Maximum Avalanche Energy Vs. Drain Current




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms




**Fig 13a.** Basic Gate Charge Waveform



**Fig 13b.** Gate Charge Test Circuit




**Fig 14a.** Switching Time Test Circuit



**Fig 14b.** Switching Time Waveforms

**Case Outline and Dimensions — SMD-0.5**



**NOTES:**

1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. DIMENSION INCLUDES METALLIZATION FLASH.
5. DIMENSION DOES NOT INCLUDE METALLIZATION FLASH.

**PAD ASSIGNMENTS**

MOSFET	
1	= DRAIN
2	= GATE
3	= SOURCE

### **IMPORTANT NOTICE**

The information given in this document shall be in no event regarded as guarantee of conditions or characteristic. The data contained herein is a characterization of the component based on internal standards and is intended to demonstrate and provide guidance for typical part performance. It will require further evaluation, qualification and analysis to determine suitability in the application environment to confirm compliance to your system requirements.

With respect to any example hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind including without limitation warranties on non- infringement of intellectual property rights and any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's product and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of any customer's technical departments to evaluate the suitability of the product for the intended applications and the completeness of the product information given in this document with respect to applications.

For further information on the product, technology, delivery terms and conditions and prices, please contact your local sales representative or go to ([www.infineon.com/hirel](http://www.infineon.com/hirel)).

### **WARNING**

Due to technical requirements products may contain dangerous substances. For information on the types in question, please contact your nearest Infineon Technologies office.