

## 74VHC74 Dual D-Type Flip-Flop with Preset and Clear

### General Description

The VHC74 is an advanced high speed CMOS Dual D-Type Flip-Flop fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The signal level applied to the D input is transferred to the Q output during the positive going transition of the CK pulse. CLR and PR are independent of the CK and are accomplished by setting the appropriate input LOW.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

### Features

- High Speed:  $f_{MAX} = 170$  MHz (typ) at  $T_A = 25^\circ\text{C}$
- High noise immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (min)
- Power down protection is provided on all inputs
- Low power dissipation:  $I_{CC} = 2 \mu\text{A}$  (max) at  $T_A = 25^\circ\text{C}$
- Pin and function compatible with 74HC74


### Ordering Code:

Order Number	Package Number	Package Description
74VHC74M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC74MX_NL	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC74SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC74MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC74MTCX_NL (Note 1)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC74N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.  
Pb-Free package per JEDEC J-STD-020B.

**Note 1:** "\_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

**Logic Symbol**



**Connection Diagram**



**Pin Descriptions**

Pin Names	Description
D <sub>1</sub> , D <sub>2</sub>	Data Inputs
CK <sub>1</sub> , CK <sub>2</sub>	Clock Pulse Inputs
CLR <sub>1</sub> , CLR <sub>2</sub>	Direct Clear Inputs
PR <sub>1</sub> , PR <sub>2</sub>	Direct Preset Inputs
Q <sub>1</sub> , Q <sub>1</sub> <sup>̄</sup> , Q <sub>2</sub> , Q <sub>2</sub> <sup>̄</sup>	Output

**Truth Table**

Inputs				Outputs		Function
CLR	PR	D	CK	Q	Q <sup>̄</sup>	
L	H	X	X	L	H	Clear
H	L	X	X	H	L	Preset
L	L	X	X	H (Note 2)	H (Note 2)	
H	H	L	↗	L	H	
H	H	H	↘	H	L	
H	H	X	↔	Q <sub>n</sub>	Q <sub>n</sub>	No Change

**Note 2:** This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (HIGH) state.

**Absolute Maximum Ratings**(Note 3)

Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V
DC Input Voltage ( $V_{IN}$ )	-0.5V to +7.0V
DC Output Voltage ( $V_{OUT}$ )	-0.5V to $V_{CC} + 0.5V$
Input Diode Current ( $I_{IK}$ )	-20 mA
Output Diode Current ( $I_{OK}$ )	$\pm 20$ mA
DC Output Current ( $I_{OUT}$ )	$\pm 25$ mA
DC $V_{CC}$ /GND Current ( $I_{CC}$ )	$\pm 50$ mA
Storage Temperature ( $T_{STG}$ )	-65°C to +150°C
Lead Temperature ( $T_L$ )	
Soldering (10 seconds)	260°C

**Recommended Operating Conditions** (Note 4)

Supply Voltage ( $V_{CC}$ )	2.0V to 5.5V
Input Voltage ( $V_{IN}$ )	0V to +5.5V
Output Voltage ( $V_{OUT}$ )	0V to $V_{CC}$
Operating Temperature ( $T_{OPR}$ )	-40°C to +85°C
Input Rise and Fall Time ( $t_r, t_f$ )	
$V_{CC} = 3.3V \pm 0.3V$	0 ~ 100 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ~ 20 ns/V

**Note 3:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

**Note 4:** Unused inputs must be held HIGH or LOW. They may not float.

**DC Electrical Characteristics**

Symbol	Parameter	$V_{CC}$ (V)	$T_A = 25^\circ\text{C}$			$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		Units	Conditions	
			Min	Typ	Max	Min	Max			
$V_{IH}$	HIGH Level Input Voltage	2.0 3.0 - 5.5	1.50 0.7 $V_{CC}$			1.50 0.7 $V_{CC}$		V		
$V_{IL}$	LOW Level Input Voltage	2.0 3.0 - 5.5		0.50 0.3 $V_{CC}$		0.50 0.3 $V_{CC}$		V		
$V_{OH}$	HIGH Level Output Voltage	2.0	1.9	2.0		1.9		V	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -50 \mu\text{A}$
		3.0	2.9	3.0		2.9				
		4.5	4.4	4.5		4.4		V		$I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$
		3.0	2.58			2.48				
4.5	3.94			3.80						
$V_{OL}$	LOW Level Output Voltage	2.0		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 50 \mu\text{A}$
		3.0		0.0	0.1		0.1			
		4.5		0.0	0.1		0.1	V		$I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$
		3.0			0.36		0.44			
4.5			0.36		0.44					
$I_{IN}$	Input Leakage Current	0 - 5.5			$\pm 0.1$		$\pm 1.0$	$\mu\text{A}$	$V_{IN} = 5.5V$ or GND	
$I_{CC}$	Quiescent Supply Current	5.5			2.0		20.0	$\mu\text{A}$	$V_{IN} = V_{CC}$ or GND	

## AC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C to +85°C		Units	Conditions
			Min	Typ	Max	Min	Max		
f <sub>MAX</sub>	Maximum Clock Frequency	3.3 ± 0.3	80	125		70		MHz	C <sub>L</sub> = 15 pF
			50	75		45			C <sub>L</sub> = 50 pF
		5.0 ± 0.5	130	170		110		MHz	C <sub>L</sub> = 15 pF
			90	115		75			C <sub>L</sub> = 50 pF
t <sub>PLH</sub>	Propagation Delay Time (CK-Q, $\bar{Q}$ )	3.3 ± 0.3		6.7	11.9	1.0	14.0	ns	C <sub>L</sub> = 15 pF
t <sub>PHL</sub>				9.2	15.4	1.0	17.5		C <sub>L</sub> = 50 pF
t <sub>PHL</sub>		5.0 ± 0.5		4.6	7.3	1.0	8.5	ns	C <sub>L</sub> = 15 pF
				6.1	9.3	1.0	10.5		C <sub>L</sub> = 50 pF
t <sub>PLH</sub>	Propagation Delay Time (CLR, PR-Q, $\bar{Q}$ )	3.3 ± 0.3		7.6	12.3	1.0	14.5	ns	C <sub>L</sub> = 15 pF
t <sub>PHL</sub>				10.1	15.8	1.0	18.0		C <sub>L</sub> = 50 pF
t <sub>PHL</sub>		5.0 ± 0.5		4.8	7.7	1.0	9.0	ns	C <sub>L</sub> = 15 pF
				6.3	9.7	1.0	11.0		C <sub>L</sub> = 50 pF
C <sub>IN</sub>	Input Capacitance			4	10		10	pF	V <sub>CC</sub> = Open
C <sub>PD</sub>	Power Dissipation Capacitance			25				pF	(Note 5)


**Note 5:** C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I<sub>CC</sub> (opr.) = C<sub>PD</sub> \* V<sub>CC</sub> \* f<sub>IN</sub> + I<sub>CC</sub>/2 (per F/F).

## AC Operating Requirements

Symbol	Parameter	V <sub>CC</sub> (V) (Note 6)	T <sub>A</sub> = 25°C	T <sub>A</sub> = -40°C to +85°C		Units
			Typ	Guaranteed Minimum		
t <sub>W(L)</sub>	Minimum Pulse Width (CK)	3.3		6.0	7.0	ns
t <sub>W(H)</sub>		5.0		5.0	5.0	
t <sub>W(L)</sub>	Minimum Pulse Width ( $\bar{CLR}$ , $\bar{PR}$ )	3.3		6.0	7.0	ns
t <sub>W(L)</sub>		5.0		5.0	5.0	
t <sub>S</sub>	Minimum Setup Time	3.3		6.0	7.0	ns
t <sub>S</sub>		5.0		5.0	5.0	
t <sub>H</sub>	Minimum Hold Time	3.3		0.5	0.5	ns
t <sub>H</sub>		5.0		0.5	0.5	
t <sub>REC</sub>	Minimum Recovery Time ( $\bar{CLR}$ , $\bar{PR}$ )	3.3		5.0	5.0	ns
t <sub>REC</sub>		5.0		3.0	3.0	

**Note 6:** V<sub>CC</sub> is 3.3 ± 0.3V or 5.0 ± 0.5V

**Physical Dimensions** inches (millimeters) unless otherwise noted



**14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
Package Number M14A**

M14A (REV. 11)

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



DIMENSIONS ARE IN MILLIMETERS





- NOTES:  
 A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.  
 B. DIMENSIONS ARE IN MILLIMETERS.  
 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.

M14DRevB1



**Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
 Package Number M14D**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153 VARIATION AB, REF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
- D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982

MTC14revD

**14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14**

