# MM74HC273 Octal D-Type Flip-Flops with Clear

## **General Description**

FAIRCHILD

SEMICONDUCTOR

The MM74HC273 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise immunity, low power, and speeds comparable to low power Schottky TTL circuits. This device contains 8 master-slave flip-flops with a common clock and common clear. Data on the D input having the specified setup and hold times is transferred to the Q output on the LOW-to-HIGH transition of the CLOCK input. The CLEAR input when LOW, sets all outputs to a low state. Each output can drive 10 low power Schottky TTL equivalent loads. The MM74HC273 is functionally as well as pin compatible to the 74LS273. All inputs are protected from damage due to static discharge by diodes to  $\rm V_{CC}$  and ground.

#### Features


- Typical propagation delay: 18 ns
- Wide operating voltage range
- Low input current: 1 μA maximum
- Low quiescent current: 80 µA (74 Series)
- Output drive: 10 LS-TTL loads

## **Ordering Code:**


Order Number	Package Number	Package Description
MM74HC273M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-153, 0.300" Wide
MM74HC273SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC273MTC	MTC20	20-Lead thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC273N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**







# Absolute Maximum Ratings(Note 1)

# Recommended Operating Conditions

•
-0.5 to +7.0V
$-1.5$ to $V_{CC}{+}1.5V$
–0.5 to $V_{CC}$ +0.5V
±20 mA
±25 mA
±50 mA
$-65^{\circ}C$ to $+150^{\circ}C$
600 mW
500 mW
260°C

	Min	Max	Units			
Supply Voltage (V <sub>CC</sub> )	2	6	V			
DC Input or Output Voltage						
(V <sub>IN</sub> , V <sub>OUT</sub> )	0	$V_{CC}$	V			
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C			
Input Rise or Fall Times						
$(t_r, t_f) V_{CC} = 2.0V$		1000	ns			
$V_{CC} = 4.5V$		500	ns			
$V_{CC} = 6.0V$		400	ns			
Note 1: Absolute Maximum Ratings are those values beyond which dam- age to the device may occur.						

MM74HC273

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

# DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	v <sub>cc</sub>	$T_A = 25^{\circ}C$		$T_A = -40$ to $85^{\circ}C$	$T_A = -55$ to $125^{\circ}C$	Units
		Conditions	*cc	Тур		Guaranteed L	imits	Units
VIH	Minimum HIGH Level		2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
VIL	Maximum LOW Level		2.0V		0.5	0.5	0.5	V
	Input Voltage		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	V
VOH	Minimum HIGH Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Output Voltage	I <sub>OUT</sub>   ≤ 20 μA	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						
		I <sub>OUT</sub>   ≤ 4.0 mA	4.5V	4.2	3.98	3.84	3.7	V
		I <sub>OUT</sub>   ≤ 5.2 mA	6.0V	5.7	5.48	5.34	5.2	V
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Output Voltage	I <sub>OUT</sub>   ≤ 20 μA	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						
		I <sub>OUT</sub>   ≤ 4 mA	4.5V	0.2	0.26	0.33	0.4	V
		$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	V
I <sub>IN</sub>	Maximum Input	$V_{IN} = V_{CC} \text{ or } GND$	6.0V		±0.1	±1.0	±1.0	μA
	Current							
I <sub>CC</sub>	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		8	80	160	μA
	Supply Current	$I_{OUT} = 0 \ \mu A$						

Note 4: For a power supply of 5V  $\pm$ 10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

$\begin{tabular}{ c c c c c } V_{CC} = 5V, \ T_A = 25^{\circ}C, \ C_L = 15 \ pF, \ t_r = t_f = 6 \ ns \end{tabular}$			Conditions			Тур	Guaranteed Limit	Un	
f <sub>MAX</sub>	Maximum Operating					50	30	M	
Frequency									
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation					18	27	n	
	Delay, Clock to Output								
t <sub>PHL</sub>	Maximum Propagation					18	27	n	
	Delay, Clear to Output								
t <sub>REM</sub>	Minimum Removal Tim	e,				10	20		
	Clear to Clock								
t <sub>s</sub>	Minimum Setup Time					10	20	n	
	Data to Clock								
t <sub>H</sub>	Minimum Hold Time	Minimum Hold Time				-2	0	n	
	Clock to Data								
t <sub>W</sub>	Minimum Pulse Width	Minimum Pulse Width				10	16	n	
	Cleak as Cleas	or Clear							
		toristics							
C <sub>L</sub> = 50 pF	lectrical Charac $t_r = t_f = 6 \text{ ns (unless otherwis)}$	e specified)	Vac	T <sub>A</sub> =	25°C	T <sub>A</sub> = -40 to 8	5°C   T <sub>A</sub> = -55 to 7	125°C	
	lectrical Charac		V <sub>CC</sub>	T <sub>A</sub> = Typ	25°C	T <sub>A</sub> = −40 to 8 Guarantee	~	125°C	
C <sub>L</sub> = 50 pF	lectrical Charac $t_r = t_f = 6 \text{ ns (unless otherwis)}$	e specified)	<b>V</b> <sub>CC</sub> 2.0V		<b>25°C</b> 5	~	~	125°C	
C <sub>L</sub> = 50 pF Symbol	ectrical Charac	e specified)		Тур		Guarantee	ed Limits	125°C	
C <sub>L</sub> = 50 pF Symbol	Ectrical Charac         F, tr = tr = 6 ns (unless otherwis         Parameter         Maximum Operating	e specified)	2.0V	<b>Typ</b> 16	5	Guarantee 4	ed Limits	125°C	
C <sub>L</sub> = 50 pF Symbol	Ectrical Charac         F, tr = tr = 6 ns (unless otherwis         Parameter         Maximum Operating	e specified)	2.0V 4.5V	<b>Typ</b> 16 74	5 27	Guarantee 4 21	ad Limits 3 18	125°C	
$C_L = 50 \text{ pF}$ Symbol	Identification         F, tr = tr = 6 ns (unless otherwis         Parameter         Maximum Operating         Frequency	e specified)	2.0V 4.5V 6.0V	<b>Typ</b> 16 74 78	5 27 31	Guarantee 4 21 24	ad Limits 3 18 20	125°C	
$C_L = 50 \text{ pF}$ Symbol	Application       Application         Frequency       Maximum Propagation         Delay, Clock to Output       Delay, Clock to Output	e specified)	2.0V 4.5V 6.0V 2.0V	Typ           16           74           78           38	5 27 31 135	Guarantee 4 21 24 170	ad Limits 3 18 20 205	125°C	
$C_L = 50 \text{ pF}$ Symbol	Perton Charac         F, t <sub>r</sub> = t <sub>f</sub> = 6 ns (unless otherwis         Parameter         Maximum Operating         Frequency         Maximum Propagation	e specified)	2.0V 4.5V 6.0V 2.0V 4.5V	Typ           16           74           78           38           14	5 27 31 135 27	Guarantee 4 21 24 170 34	205 41	125°C	
C <sub>L</sub> = 50 pF Symbol f <sub>MAX</sub>	Application       Application         Frequency       Maximum Propagation         Delay, Clock to Output       Delay, Clock to Output	e specified)	2.0V 4.5V 6.0V 2.0V 4.5V 6.0V	<b>Typ</b> 16 74 78 38 14 12	5 27 31 135 27 23	Guarantee 4 21 24 170 34 29	A 3 18 20 205 41 35	125°C	
C <sub>L</sub> = 50 pF Symbol f <sub>MAX</sub>	Heat       Charac         F, tr = tr = 6 ns (unless otherwis         Parameter         Maximum Operating         Frequency         Maximum Propagation         Delay, Clock to Output         Maximum Propagation	e specified)	2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V	Typ           16           74           78           38           14           12           42	5 27 31 135 27 23 135	Guarantee           4           21           24           170           34           29           170	A 3 3 18 20 205 41 35 205	125°C	
C <sub>L</sub> = 50 pF Symbol f <sub>MAX</sub>	Heat       Charac         F, tr = tr = 6 ns (unless otherwis         Parameter         Maximum Operating         Frequency         Maximum Propagation         Delay, Clock to Output         Maximum Propagation	e specified)	2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 4.5V	Typ           16           74           78           38           14           12           42           19	5 27 31 135 27 23 135 27	Guarantee           4           21           24           170           34           29           170           34	A 3 18 20 205 41 35 205 41	125°C	
С <sub>L</sub> = 50 pf <b>Symbol</b> f <sub>MAX</sub> t <sub>PHL</sub> , t <sub>PLH</sub> t <sub>PHL</sub>	Additional control of the sector of the s	e specified)	2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 4.5V 6.0V	Typ           16           74           78           38           14           12           42           19           18	5 27 31 135 27 23 135 27 23	Guarantee           4           21           24           170           34           29           170           34           29	d Limits 3 18 20 205 41 35 205 41 35 205 41 35	125°C	

6.0V

2.0V

4.5V

6.0V

0

26

7

5

-15

-6

-4

34

11

10

28

11

9

4

100

20

17

0

0

0

80

16

14

1000

500

400

75

15

13

5

125

25

21

0

0

0

100

20

18

1000

500

400

95

19

16

6

150

30

25

0

0

0

120

24

20

1000

500

400

110

22

19

ns

pF

pF

C <sub>PD</sub>	Power Dissipation	(per flip-flop)		45				
	Capacitance (Note 5)							
CIN	Maximum Input			7	10	10	10	
	Capacitance							
Note 5: $C_{PD}$ determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} f + I_{CC}$ .								

Minimum Setup Time

Minimum Hold Time

Minimum Pulse Width

Maximum Input Rise and

Maximum Output Rise

Data to Clock

Clock to Data

Clock or Clear

Fall Time, Clock

and Fall Time


t<sub>s</sub>


 $\mathbf{t}_{\mathsf{H}}$ 

t<sub>W</sub>

t<sub>r</sub>, t<sub>f</sub>

 $t_{\mathsf{THL}},\,t_{\mathsf{TLH}}$ 





www.fairchildsemi.com

6

