PA7540 View Datasheet(PDF) - Anachip Corporation

Part Name

Description

View to exact match

PA7540

PA7540 PEEL Array™ Programmable Electrically Erasable Logic Array

Anachip Corporation 

Table 4. A.C Electrical Characteristics Combinatorial

Over the Operating Range

Symbol

tPDI

tPDX

tIA

tAL

tLC

tLO

tOD, tOE

tOX

Parameter6,12

Propagation delay Internal (tAL + tLC)

Propagation delay External (tIA + tAL +tLC + tLO)

Input or I/O pin to array input

Array input to LCC

LCC input to LCC output10

LCC output to output pin

Output Disable, Enable from LCC output7

Output Disable, Enable from input pin7

-15/I-15

Min

Max

10

15

2

9

1

3

3

15

Unit

ns

ns

ns

ns

ns

ns

ns

ns

This device has been designed and tested for the recommended operating conditions. Proper operation outside of these

levels is not guaranteed. Exposure to absolute maximum ratings may cause permanent damage

Figure 14. Combinatorial Timing - Waveforms and Block Diagram

7

04-02-051B

Share Link: